VOLUME 15 – NÚMERO 1 – ANO 2015

Microelectronics Students Forum 2015

August 31st to September 4th, 2015
Salvador - Brazil

CORPO EDITORIAL

Robson Nunes de Lima – UFBA
Coordenador geral do evento

Michelly de Souza – FEI
Coordenador de Programa

Janaína Gonçalves Guimarães – UNB
Coordenador de Programa

ARTIGOS

STUDY OF OXIDIZED-POROUS SILICON AS INSULATING FILM FOR HI-PS FIELD EMISSION DEVICES
Débora A. C. Silva, Michel O. S. Dantas, Elisabete Galeazzo, Henrique E.M. Peres e Francisco J. Ramirez-Fernadez

EFFICIENT LOOK-UP TABLE-BASED FPGA IMPLEMENTATION OF THE SIMPLIFIED BI-DIMENSIONAL MEMORY POLYNOMIAL MODEL
A. A. H. Machoski, O. A. P. Riba, L. Schuartz e E. G. Lima

MODELING AND SIMULATION OF LASER RANGEFINDER ARCHITECTURE
Fábio B. Jesus, Joel P. C. Filho, João C. N. Bittencourt e Thiago C. Jesus

BEHAVIORAL MODELING OF DUAL-BAND RADIO FREQUENCY POWER AMPLIFIERS USING VOLTERRA SERIES
Thierry M. Dompsin, Otavio A. P. Riba e Eduardo G. Lima

A VHDL IMPLEMENTATION OF THE LIGHTWEIGHT CRYPTOGRAPHIC ALGORITHM HIGHT
Fernando Melo Nascimento, Fernando Messias dos Santos e Edward David Moreno

POWER NMOSFET DEVICES UNDER X-RAY EFFECT
D. Loesch, M. A. G. Silveira, J. P. H. Lima, M. Kawano, K. Stylianos, D. A. Arrabaça, M. Galeti e M. Rodrigues1

TOPOLOGICAL ASPECTS OF NON-SERIES-PARALLEL TRANSISTORS NETWORKS
Maicon Schneider Cardoso, Regis Zanandrea, Renato Souza de Souza, Leomar Soares da Rosa Jr. e Felipe de Souza Marques

IMPROVING TRANSISTOR FOLDING TECHNIQUE IN ASTRAN CAD TOOL
Gustavo H. Smaniotto, Matheus T. Moreira, Adriel M. Ziesemer Jr., Felipe S. Marques e Leomar da Rosa Jr.

DESIGN AND CHARACTERIZATION OF A 2.4 GHZ LNA IN 180 NM CMOS TECHNOLOGY
Elmo Sette, Ranieri Saldanha, Antonio Souza e Emmanuel Dupouy

STUDY OF THERMAL ANNEALING ON IRRADIATED MOSFET DEVICES
K. H. Cirne, F. G. H. Leite, N. H. Medina, R. B. B. Santos e M. A. G. da Silveira

DESIGN AND LINEARITY ANALYSIS OF A M-2M DAC FOR VERY LOW SUPPLY VOLTAGE
Israel Sperotto, Hamilton Klimach e Sergio Bampi

IMPLEMENTATIONS AND COMPARISONS OF HIGH-SPEED MULTIPLIERS FOR RECONFIGURABLE DEVICES
Tiago Patrocinio, Sinésio Santos da Silva Neto e Ivan Saraiva Silva

VERITRACE: A TOOL TO GENERATE TRACE BUFFERS FOR POST-SILICON DEBUG
Danilo D. Almeida, Fredy A. M. Alves e José Augusto M. Nacif

MULTI-SHAPE HARDWARE DESIGN FOR THE ADAPTIVE LOOP FILTER
Ruhan Conceição, Ândrio Araújo, Bruno Zatt, Marcelo Porto e Luciano Agostini

THRESHOLD VOLTAGE TIME-VARIATIONS IN MOSFETS UNDER TOTAL IONIZING DOSE EFFECTS
Nícolas Evaristo Araújo, Felipe G. H. Leite, Roberto B. B. Santos, Karlheinz H. Cirne, Luis E. Seixas Jr e Marcilei Aparecida Guazzelli da Silveira

FPGA-BASED IMPLEMENTATION OF A BIOMEDICAL SIGNAL PROCESSING UNIT FOR BIOIMPEDANCE MEASUREMENT APPLIC
Raphael Pereira, Allan Oliveira and Andre Mariano

ROBUST PROCESSOR BASED ON ALTERNATING MODULE ACTIVATION
Daniel Sarsur Câmara, Lucas Gomes e Frank Sill Torres

DESIGN AND IMPLEMENTATION IN VHDL OF RPU COMPONENTS OF IPNOSYS ARCHITECTURE
José Neto and Sílvio Araújo

SOCIEDADE BRASILEIRA DE MICROELETRÔNICA

Av. Prof. Luciano Gualberto, 158 - Trav. 3
Butantã São Paulo, SP
CEP: 05508-900
Brasil
Tel: +55 (11) 3091-5658 / 5270
Fax: +55 (11) 3091-5664
©2017 SBMICRO | Todos os Direitos Reservados