# Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs

L. M. Camillo<sup>1</sup>, J. A. Martino<sup>1</sup>, E. Simoen<sup>2</sup> and C. Claeys<sup>2,3</sup>

 <sup>1</sup> LSI/PSI/USP, University of São Paulo, Brazil
 <sup>2</sup> IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
 <sup>3</sup> E.E. Dept., KU Leuven, Leuven, Belgium e-mail: camillo@lsi.usp.br

### ABSTRACT

This paper presents an analysis of the instability of the Zero Temperature Coefficient (ZTC) as a function of the gate length and drain bias for partially depleted SOI MOSFETs operating at high temperatures (from room temperature up to 573K). The study takes into account temperature dependent model parameters such as threshold voltage and channel mobility. The analytical predictions are in very close agreement with experimental results in spite of the simplifications used for the V<sub>ZTC</sub> model as a function of temperature in the linear and the saturation regime.

**Index Terms:** Zero Temperature Coefficient, temperature dependence, mobility degradation and simple model.

# **1. INTRODUCTION**

High temperature electronics is a large value market that has been difficult to serve up till now. In the automotive field, on-engine and on-transmission applications are projected to require maximum temperatures of up to 200 °C with the wheel-mounted applications going even higher. Further high-temperature application areas include aerospace and environmental monitoring, such as mining and well logging [1].

Several technologies have been explored as a possible choice for high-temperature operation. These technologies include CMOS [2], SOI [3], and GaAs [4]. In MOSFETs, only the top region (0.1-0.2 µm thick) of the silicon wafer is useful for electron transport. Silicon-on-Insulator (SOI) technology is emerging as the most mature solution for high-temperature applications in the MOS technology area. Indeed, SOI MOSFETs present lower leakage currents than bulk devices at high temperature, as well as a smaller variation of threshold voltage with temperature [5]. They are also immune to temperature-induced latchup. As a result, SOI circuits can operate at temperatures above 300 °C, while bulk CMOS is usually limited to 150 °C [6].

For the high-performance applications, partially depleted SOI (PD-SOI) devices are more favorable owing to their better scalability and manufacturability

Journal Integrated Circuits and Systems 2009; v.4 / n.2:61-66

by decoupling the threshold voltage from the silicon film thickness [7]. However, one important issue for the PD-SOI CMOS is the large drop in threshold voltage at high drain biases due to the floating body effect (FBE) [8]. The key to the design of high-temperature analogue CMOS ICs is biasing all circuit stages at ZTC drain currents, which requires that appropriate gate voltages  $V_{GF}$  at ZTC ( $V_{ZTC}$ ) be available on chip. For a given CMOS process, the magnitude of  $V_{ZTC}$  is fixed for all n- and p-MOSFETs, and the desired value of the corresponding  $I_{DS}$  at ZTC ( $I_{ZTC}$ ) is obtained by adjusting the W/L ratio [9].

The ZTC is a very important bias point for analog designers as it corresponds to a gate voltage at which the device DC performance remains constant with temperature [1], i.e.,  $dI_{DS}(T)/dT \sim 0$ . This can be explained as follows. The ZTC gate bias point  $(V_{ZTC})$  is the value of  $V_{GF}$  at which the reduction of the threshold voltage is counter-balanced by the reduction of the mobility, and as a result, the value of the drain current remains constant as the temperature varies. For gate voltages lower than V<sub>ZTC</sub>, the decrease of threshold voltage is dominant and so the drain current increases with temperature, while for gate voltages higher than VZTC, the mobility degradation predominates and the drain current decreases with temperature. A typical behavior of the drain current  $(I_{DS})$ as a function of front gate voltage (V<sub>GF</sub>) for the tem-

#### Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs Camillo, Martino, Simoen & Claeys

perature range from 293 K to 423 K is shown in figure 1 and the ZTC point is also indicated.

Some researchers have studied the ZTC point in bulk MOSFETs [9, 10] and partially depleted (PD) SOI devices [11], taking into consideration the temperature dependence of the threshold voltage (Vth) and the mobility ( $\mu_n$ ) [9], including the body factor (n) [10] and also the mobility degradation due to the transverse electric field ( $\theta$ ) [11].



Figure1. Typical  $I_{DS}$  x  $V_{GF}$  curves for different temperatures in linear and saturation region for a PD SOI device with W/L = 10  $\mu m/$  10  $\mu m$ 

It is expected that the mutual compensation of the mobility and the threshold voltage temperature dependences may result in a stable ZTC bias point for MOSFETs. However, the mobility compensation is sometimes not enough to satisfy stability in the ZTC point bias [12]. Also, it has been confirmed that ZTC point models should be as simple as possible in order to enable efficient circuit prediction. The goal of this work is to analyse the influence of the gate length and drain bias on the ZTC biasing point in both linear and saturation regions of partially depleted SOI MOSFETs. Experimental results are used to validate the model proposed, using the same approach as reference [13].

## 2. DEVICE CHARACTERISTICS

The transistor structures used in this work are partially depleted (PD), enhancement-mode n- and pchannel SOI-MOSFETs fabricated using a 0.13 µm SOI CMOS technology at IMEC/Belgium. For these devices, standard UNIBOND material with a 400 nm thick buried oxide was used. The gate stack consists of 2.5 nm Nitride Oxide (NO) and a 150 nm polysilicon gate electrode. The PELOX technique was employed for field isolation and the final silicon film thickness is 100 nm. After the gate definition, low energy ion implantation of arsenic is performed for the formation of shallow source/drain extensions followed by the angled halo implants to control the short-channel characteristics in the nMOSFETs, whereas boron is employed in the pMOSFETs. The halo length is in the order of 65 nm.

## 3. ZTC ANALYTICAL MODEL

To evaluate the ZTC stability, the  $V_{GF}$  value obtained by the cross point between the drain current  $I_{DS}$  versus the gate voltage  $V_{GF}$  curves for two temperatures  $T_1$  and  $T_2$ , is defined as  $V_{ZTC 1,2}$  as shown in conceptual figure 2.

Therefore,  $V_{ZTC 1,2}$  can be calculated as shown in equations (1) for the linear and (2), (3) and (4) for the saturation region [13].

$$V_{ZTC 1,2 (LIN)} = A + n V_{DS} / 2$$
 (1)

$$V_{ZTC 1,2 (SAT)} = A + (A^2 - B)^{1/2}$$
 (2)

Where

$$A = (\mu_{n1} Vth_1 - \mu_{n2} Vth_2) / (\mu_{n1} - \mu_{n2})$$
(3)

$$B = (\mu_{n1} Vth_1^2 - \mu_{n2} Vth_2^2) / (\mu_{n1} - \mu_{n2})$$
(4)

and Vth is the threshold voltage,  $\mu_n$  is the effective mobility, where the index 1 means that the parameters were obtained in the temperature reference T1 = 300 K.

Considering that the body factor  $n_1 \approx n_2 \approx n$ , the mobility degradation due to the transverse electric field  $\theta_1 \approx \theta_2$  and the temperature dependence of the effective electron mobility is assumed to be given by equation (5), V<sub>ZTC 1,2</sub> can be calculated based on equations (6) for the linear and (2), (7) and (8) for the saturation region, respectively.

$$\mu_{n2} = \mu_{n1} \ (T_1 \ / \ T_2)^C \tag{5}$$



Figure 2. The ZTC point between temperature T1, T2 and T3.

$$V_{\text{ZTC 1,2}} = A + nV_{\text{DS}}/2 \tag{6}$$

$$A = Vth_1 + (Vth_1 - Vth_2)(T_1/T_2)^C) / (1 - (T_1/T_2)^C)$$
(7)

$$B = ((Vth_1^2 - Vth_2^2)(T_1/T_2)^C) / (1 - (T_1/T_2)^C)$$
(8)

Journal Integrated Circuits and Systems 2009; v.4 / n.2:61-66

Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs Camillo, Martino, Simoen & Claeys

The threshold voltage in the linear region was derived by the linear extrapolation method, where the threshold voltage corresponds with the gate voltage axis intercept of the linear extrapolation of the  $I_{DS}-V_{GF}$  characteristics at its maximum first derivative (slope) point [14]. In the saturation region the threshold voltage was extracted by the ratio method (RM), which determines the gate voltage axis intercept of the ratio of the drain current to the square root of the transconductance [15]. This model [13] was evaluated to SOI nMOSFETS devices, however this work it is found to pMOS devices and lower channel lengths.

## 4. RESULTS AND DISCUSSION

In order to verify the influence of the gate length and drain bias on the ZTC biasing point, experimental results from PD-SOI n- and p-MOSFETs with different geometries were obtained. The test devices were measured in the linear ( $V_{DS} = 25 \text{ mV}$ ) and saturation ( $V_{DS} = 1.425 \text{ V}$ ) regions for temperatures between 300 K and 573 K.

Figures 3, 4, 5 and 6 show the  $V_{ZTC}$  obtained experimentally and by the simple model [13] for PD SOI nMOS and pMOS devices operating in the linear and saturation region, respectively, for 0.5, 1, 5 and 10 µm channel length. The  $V_{ZTC}$  was found by the simple model using equations (6) (linear) and (2, 7, 8) (saturation), and the average value of the c parameter over the temperature range considered was employed.

The data show that for PD SOI nMOS the  $V_{ZTC}$  in the saturation region is lower than in the linear region, but on the other hand for PD SOI pMOS presents almost the same level of the  $V_{ZTC}$  for both regions. The nMOS devices present the  $V_{ZTC}$  in both regions more pronounced at lower channel lengths,



**Figure 3.**  $V_{ZTC}$  obtained experimentally and by the simple model for PD nMOS SOI devices operating in the linear region, having 0.5, 1, 5 and 10  $\mu$ m channel length.

Journal Integrated Circuits and Systems 2009; v.4 / n.2:61-66



**Figure 4.**  $V_{\text{ZTC}}$  obtained experimentally and by the simple model for PD nMOS SOI devices operating in the saturation region, having 0.5, 1, 5 and 10 µm channel length.



**Figure 5.**  $V_{ZTC}$  obtained experimentally and by the simple model for PD pMOS SOI devices operating in the linear region, having 0.5, 1, 5 and 10  $\mu$ m channel length.



**Figure 6.**  $V_{ZTC}$  obtained experimentally and by the simple model for PD pMOS SOI devices operating in the saturation region, having 0.5, 5 and 10  $\mu$ m channel length.

Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs Camillo, Martino, Simoen & Claeys

however, the pMOS devices show different trends for the linear and saturation regimes.

Current SOI MOSFET technologies make use of halo or pocket implants [16-18] for improved scaling and control of short-channel effects. These processes result in non-uniform channel doping profiles along the device length, which in turn gives rise to the well known reverse short-channel effect (RSCE) and this effect can be observed in the threshold voltage behavior. As a result the same effect occurs in  $V_{ZTC}$ , which can be seen as a function of channel length, as shown in figure 7 for PD SOI nMOS in the linear and saturation region and figure 8 for PD SOI pMOS in the linear region. However the effect was not observed in pMOS devices operating in saturation region, shown in figure 9.



Figure 7.  $V_{ZTC}$  as function of the channel length obtained experimentally for PD nMOS SOI devices operating in linear and saturation region, having 0.5, 1, 5 and 10  $\mu$ m channel length.



**Figure 8.**  $V_{ZTC}$  as function of the channel length obtained experimentally for PD pMOS SOI devices operating in linear region, having 0.5, 1, 5 and 10  $\mu$ m channel length.



**Figure 9.**  $V_{\text{ZTC}}$  as function of the channel length obtained experimentally for PD pMOS SOI devices operating in saturation region, having 0.5, 1, 5 and 10 µm channel length.

At high temperature, lattice scattering degrades the carrier mobility which leads to a reduction of the drain current. When the temperature increases, the intrinsic concentration increases and the Fermi potential decreases [19, 20]. As a result, the depletion charge decreases which causes a threshold voltage reduction with temperature increment.

In figures 10 and 11 one can see the influence of the drain bias ( $V_{DS}$ ) on the Vth and  $\mu_{II}$ , respectively. The reduction in the threshold voltage (Vth) and channel mobility ( $\mu_{II}$ ) with high drain bias leads to a decrease in the  $V_{ZTC}$ . The reduction in the threshold voltage  $\Delta$ Vth can be expressed as a function of  $V_{DS}$ [21]. The mobility reduction due to the saturation of the carrier velocity in the presence of high longitudinal electric fields ( $V_{DS}$ ) is modeled by the effective mobility degradation in [22].

The effect of drain voltage on the  $V_{ZTC}$  is shown in figures 12 and 13 for nMOS and pMOS, respectively.



Figure 10. Experimental threshold voltage (Vth) versus  $V_{\text{DS}}$  for a PD nMOS OI from 300 K to 573 K

Journal Integrated Circuits and Systems 2009; v.4 / n.2:61-66





Figure 11. Experimental channel mobility ( $\mu$ m) versus V<sub>DS</sub> for a PD nMOS SOI from 300 K to 573 K.



Figure 12. Variation of the ZTC bias point, obtained experimentally, with the  $V_{DS}$  for PD nMOS SOI devices with 0.5, 1, 5 and 10  $\mu$ m channel length.



Figure 13. Variation of the ZTC bias point, obtained experimentally, with the  $V_{DS}$  for PD pMOS SOI devices with 0.5, 5 and 10  $\mu$ m channel length.

Journal Integrated Circuits and Systems 2009; v.4 / n.2:61-66

The decrease in the ZTC bias point to higher  $V_{DS}$  might be due to the effect of DIBL on the threshold voltage as the potential barrier to form the conduction channel is controlled by both the gate-to-source bias ( $V_{GS}$ ) and the drain-to-source bias ( $V_{DS}$ ). When  $V_{DS}$  increases, the potential barrier decreases leading to drain-induced-barrier-lowering (DIBL) causing the threshold voltage to drop [21, 23]. Hence one obtains a lower ZTC bias point at high drain bias for a SOI MOSFET [19].

The equations 2, 6, 7 and 8 show clearly that when  $Vth_1$  decreases,  $V_{ZTC}$  also decreases which is in agreement with the experimental results obtained in figures 12 and 13.

#### **5. CONCLUSIONS**

In this paper a simple model is used to study the influence of the drain bias and gate length of partially depleted SOI MOSFETs on the ZTC biasing point in both linear and saturation regions.

The proposed model shows a good agreement between experimental and simulated results both linear and saturation regions.

The  $V_{ZTC}$  in the temperature range investigated showed that in the saturation region its value is lower than in the linear region for nMOS devices, and becomes more pronounced at lower channel lengths for both device types. The RSCE effect observed in the threshold voltage behavior can consequently also be noticed when studying  $V_{ZTC}$  as a function of channel length for nMOS devices.

The variation of the ZTC bias point with the  $V_{DS}$  showed a  $V_{ZTC}$  decrease at higher drain bias because of the decreases of the threshold voltage due to the DIBL effect and the impact of the drain bias on the channel mobility.

#### REFERENCES

- M. Emam et al., "High-temperature DC and RF behaviors of partially-depleted SOI MOSFET transistors", *Solid-State Elect.*, n.52, 2008, 1924–1932.
- [2] F. S. Shoucair, "Design Considerations in High Temperature Analog CMOS Integrated Circuits", *IEEE Trans. Components, Hybrids, Manuf. Technol.*, CHMT-9 (3), 1986, 242–251.
- Hybrids, Manuf. Technol., CHMT-9 (3), 1986, 242–251.
  [3] P. Francis et al., "SOI Technology for High-Temperature Applications", IEDM Technical Digest, 1992, 353–356.
- [4] K. Fricke et al., "AlGaAs/GaAs HBT for high-temperature applications", *IEEE Trans. Electron Devices*, vol. 39 (9), 1992, 1977–1981.
- [5] D. M. Fleetwood et al., "High-temperature silicon-on-insulator electronics for space nuclear power systems: requirements and feasibility", *IEEE Trans Nucl Sci*, n.35, 1988, 1099–1112.
- [6] Jean-Pierre Colinge, Silicon-on-insulator technology: materials to VLSI. 3rd ed. Kluwer Academic Publishers; 2004.
- [7] E. Leobandung et al, "Scalability of SOI technology into 0.13 μm 1.2 V CMOS generation", *IEDM Tech. Dig.*, 1998, 403–406.
- [8] Wen-Kuan Yeh et al, "Temperature dependency of 0.1 µm

Investigation of the Gate Length and Drain Bias Dependence of the ZTC Biasing Point Instability of N- and P-Channel PD SOI MOSFETs Camillo, Martino, Simoen & Claeys

partially depleted SOI CMOSFET", IEEE Elec. Dev. Letters, vol. 22, no. 7, July 2001.

- [9] F. S. Shoucair, "Analytical and experimental methods for zerotemperature-coefficient biasing of MOS transistors", *Electron Lett.*, vol. 25, no. 17, 1989, 1196-1198.
- Lett., vol. 25, no. 17, 1989, 1196-1198. [10]Z. D. Prijic et al., "The determination of zero temperature coefficient point in CMOS transistors", *Microelectron. Reliab.*, vol. 32, no. 6, 1992, 769-773.
- [11] A. Osman et al., "Zero-Temperature-Coefficient Biasing Point of Partially Depleted SOI MOSFET's", *IEEE Trans. Electron Devices*, vol. 42, no. 9, 1995, 1709-1711.
- Devices, vol. 42, no. 9, 1995, 1709-1711.
  [12]I. M. Filanovsky, and A. Allam, "Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits", *IEEE Trans. Circ and Syst*, vol. 48, no. 7, 2001, 876-884.
  [13]L. M. Camillo et al., "The Temperature Mobility Degradation
- [13]L. M. Camillo et al., "The Temperature Mobility Degradation Influence on the Zero Temperature Coefficient of Partially and Fully Depleted SOI MOSFETs", *Micr. Journal*, vol. 37, 2006, 952-957.
- [14]D. Schroder, *Semiconductor Material and Device Characterization*. Wiley, New York, 1990.
- [15]J. Liou et al., *Analysis and Design of MOSFETs*, Kluwer, Dordrecht, MA, 1998.
- [16]Y. Okumura et al., "A novel source-to-drain nonuniformly

doped channel (NUDC) MOSFET for high current drivability and threshold voltage controllability ", *IEDM Tech Dig.*, 1990, 391-394.

- [17] T. Hori, "A 0.1 μm CMOS technology with tilt-implanted punchthrough stopper (TIPS)", *IEDM Tech Dig.*, 1994, 75-78.
   [18] X. Torus et al. "CMOS devices below 0.1 μm bins will perform the stopper (TIPS)".
- [18] Y. Taur et al, "CMOS devices below 0.1 μm: how high will performance go?", IEDM Tech Dig., 1997, 215-218.
- [19]G. Groeseneken et al., "Temperature Dependence of Threshold Voltage in Thin-Film SOI MOSFET's", IEEE Electron Device Lett., vol. 11 (8), 1990, 329–331.
- [20] W. Jin et al., "A physical thermal noise model for SOI MOS-FET", IEEE Trans. Electron Devices, vol. 47 (4), 2000, 768–773.
- [21]Z. H. Liu et al., "Threshold voltage model for deep-submicrometer MOSFETs", *IEEE Trans. Electron. Devices*, vol. 40 (1), 1993, 86-95.
- [22] G. M. Yeric et al., "A universal MOSFET mobility degradation model for circuit simulation", *IEEE Trans. On Computer-Aided Design*, vol. 9 (10), 1990, 1123-1126.
- [23] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. McGraw-Hill, New York, 1987.