

# On the Variability of the Low-Frequency Noise in UTBOX SOI nMOS-FETs

E. Simoen<sup>1</sup>, M.G.C. Andrade<sup>1,2</sup>, L. Mendes Almeida<sup>1,2</sup>, M. Aoulaiche<sup>1</sup>, C. Caillat<sup>3</sup>, M. Jurczak<sup>1</sup> and C. Claeys<sup>1,4</sup>

<sup>1</sup> Imec, Kapeldreef 75, B-3001 Leuven, Belgium

<sup>2</sup> on leave from LSI/PSI/USP, University of São Paulo, Av. Prof. Luciano Gualberto, trav. 3, n. 158, 05508-010 São Paulo, Brazil

<sup>3</sup> Micron Technology Belgium, Kapeldreef 75, B-3001 Leuven, Belgium

<sup>4</sup> Department Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium

## ABSTRACT

The variability of the low-frequency (LF) noise in n-channel MOSFETs fabricated on an Ultra-Thin Buried Oxide (UTBOX) Silicon-on-Insulator (SOI) substrate has been studied and compared with the variability in the threshold voltage and low-field mobility of the same devices. No correlation has been found between the noise magnitude and the DC parameters, suggesting that the traps responsible for the current fluctuations do not affect the latter. A possible explanation is that the LF noise is dominated by Generation-Recombination (GR) centers in the silicon film, which have less impact on the drain current.

**Index Terms:** FD SOI nMOSFET; low-frequency noise; generation-recombination noise; noise variability.

## I. INTRODUCTION

The impact of random dopant fluctuations (RDFs) on the threshold voltage variability of deep submicron transistors has been known for quite some time [1-5]. It is one of the major threats for the operation of Flash and SRAM memory cells in the 22 nm CMOS technology node and below. The origin of RDFs is the fact that for short transistors, only a handful, randomly placed dopant atoms are present in the channel, in spite of the increasing concentrations used to control the Short Channel Effects (SCEs) in bulk planar devices. Considering the statistical nature of the ion implantation process readily explains the device-to-device variation in the number of dopants and the resulting threshold voltage ( $V_T$ ). One elegant way out is to use Fully Depleted (FD) Silicon-on-Insulator (SOI) wafers with a nominally undoped body, eliminating largely RDFs. The combination of a thin-film with an ultra-thin buried oxide (UTBOX) further enhances the control over the SCEs, so that UTBOX devices are promising candidates for sub-22 nm technology nodes. One issue which can contribute to the  $V_T$  variability, however, is the variation in the film thickness: it is quoted that 1 nm of film thickness change results in a  $V_T$  shift of 25 mV (on the order of the thermal voltage at room temperature) [6].


Another source of dynamic fluctuations, becoming more and more problematic for scaled devices,

is the so-called Random Telegraph Noise (RTN), which is associated with the statistical variation in the number of traps in the gate dielectric when scaling the device area [7-9]. This leads to fluctuations in  $V_T$  with time and also yields a large device-to-device spread in the low-frequency (LF) noise power spectral density (PSD) [10-12]. It is the aim of the present work to investigate the spatial variation of the LF noise of nMOSFETs fabricated in a UTBOX SOI wafer and to search for a possible correlation with static device parameters like the  $V_T$  or the low-field electron mobility in linear operation ( $m_n$ ).

## II. EXPERIMENTAL DETAILS

The studied n-channel MOSFETs have been fabricated on 300 mm UTBOX SOI wafers, with a nominal film thickness  $t_f=20$  nm and a buried oxide thickness  $t_{\text{box}}=10$  nm. Due to the aggressive oxidation during shallow trench isolation (STI) processing, a re-oxidation of the BOX occurs, resulting in a real BOX thickness of 18 nm and a film thickness of  $\sim 14$  nm, as derived from cross-sectional Transmission Electron Microscopy (TEM). A 5 nm thermal oxide ( $\text{SiO}_2$ ) is grown as gate dielectric. The gate electrode consists of 5 nm plasma enhanced atomic layer deposition (PEALD) TiN capped with 100 nm poly-Si. A cross-section micrograph of a similar 69 nm device with

$t_f=14$  nm is represented in Fig. 1. Standard extension and Highly-Doped Drain (HDD) junctions have been fabricated and a high-dose ground-plane B ion implantation through the BOX was applied.



**Figure 1.** Transmission Electron Microscopy cross-section of a 69 nm long UTBOX nMOSFET with a 14 nm Si film and 18 nm BOX thickness.

The noise measurements have been executed on wafer using the BTA hardware controlled by the NoisePro software from ProPlusSolutions. N-channel transistors with a width of  $W=1$  mm and an effective length of 105 nm (mask length 170 nm) have been characterized at room temperature. The back-gate was kept grounded. Measurements were performed in linear operation, applying a drain bias of  $V_{DS}=0.05$  V and stepping the gate bias  $V_{GS}$  from weak to strong inversion by increments of 50 mV. In order to assess the variability in a more systematic way, 15 identical devices have been evaluated across the diameter of the wafer. Additional devices chosen randomly across the SOI wafer have been measured as well.


Both  $V_T$  and  $m_n$  have been derived from the input  $I_D$ - $V_{GS}$  curves in linear operation, using the Y-function method [13], corresponding with:

$$I_D/g_m^{1/2}=(m_n C_{ox} V_{DS} W/L)^{1/2} (V_{GS}-V_T) \quad (1)$$


In Eq. (1),  $g_m$  is the device transconductance and  $C_{ox}$  is the capacitance density ( $F/cm^2$ ) of the gate oxide. The threshold voltage is derived from the intercept of a least-squares linear fit to the Y function, while the low-field electron mobility is calculated from the slope.

### III. RESULTS

Typical input  $I_D$ - $V_{GS}$  characteristics in linear operation of 7 similar nMOSFETs across the diameter of the UTBOX SOI wafer are shown in Fig. 2. Slight variations in the subthreshold slope can be observed. On the other hand, much stronger, orders of magnitude changes can be found in Fig. 3, representing the normalized current noise spectral density ( $S_I/I_D^2$ ) versus the drain current  $I_D$  at a frequency  $f=25$  Hz for the same transistors. This illustrates once more the stronger variability of the LF noise Power Spectral Density (PSD) for scaled transis-




**Figure 2.** Input characteristics in linear operation for a set of 1 mmx105 nm FD UTBOX nMOSFETs across the diameter of the SOI wafer.



**Figure 3.** Normalized drain current noise PSD at 25 Hz versus drain current for FD UTBOX nMOSFETs across the diameter of the SOI wafer, in linear operation.

tors[10-12], especially in weak inversion. This is normally ascribed to the presence of RTN, corresponding with a single oxide trap [7-9,14-17].


It is well-known that depending on the position of the oxide trap with respect to the discrete dopant atoms in the underlying substrate and with respect to the non-uniform filamentary channel (weak inversion) a strong variation of the relative RTN amplitude ( $\Delta I_D/I_D$ ) can be obtained. This, in turn, gives rise to a strong variation in the PSD of the corresponding Lorentzian spectrum. In order to verify this hypothesis, the detailed spectra of a typical “low noise” and “high noise” device are represented in Fig. 4. While in the first case, predominantly a  $1/f^\gamma$ -like noise spectrum is found (with some small Lorentzian humps due to Generation-Recombination – GR- noise and a frequency exponent  $\gamma$  close to 1), the second type of noise spectra is dominated by an excess Lorentzian, indicating the presence of defect-related GR noise.




**Figure 4.** Low-frequency noise spectra around  $V_T$  for a 1 mmx0.105 mm UTBOX nMOSFET exhibiting flicker noise (#30) (a) and excess GR noise (#25) (b) around 25 Hz.

The local variation of the  $V_T$ ,  $m_n$  and the input-referred noise spectral density  $S_{VG} = S_I/g_m^2$  at 25 Hz can be more clearly seen in Figs 5 and 6. As can be seen, the device parameters are randomly distributed over the wafer diameter. In addition, the  $V_T$  seems to be well correlated with the low-field effective mobility. On the other hand, there is no clear correlation between the  $S_{VG}$  and the DC parameters. For example, device #25 corresponds with the highest noise magnitude and also with the highest  $V_T$  and  $m_n$ . On the contrary, the second noisiest transistor #29 corresponds with the lowest  $V_T$  and low  $m_n$ .

Combining the data of all UTBOX nMOSFETs studied yields the correlation plots of Figs 7 and 8, representing on the one hand the  $S_{VG}$  at threshold voltage and 25 Hz versus  $V_T$  and  $m_n$  and on the other hand,  $m_n$  versus  $V_T$ . No clear trend is observed in Figs 7, while there appears to be a linear correlation between  $m_n$  and  $V_T$  in Fig. 8.



**Figure 5.** Threshold voltage (a) and corresponding low-field effective mobility (b) in linear operation for a set of 1 mmx105 nm FD UTBOX nMOSFETs across the diameter of the SOI wafer.



**Figure 6.** Input-referred noise spectral density  $S_{VG}$  in linear operation, at threshold voltage and  $f=25$  Hz for the same UTBOX nMOSFETs as in Fig. 2 and 3, aligned across the diameter of the SOI wafer.

IV. DISCUSSION




Figure 7. Correlation between  $S_{VG}@V_T$  versus low-field mobility (a) and threshold voltage (b) for all studied 1 mmx105 nm UTBOX nMOSFETs on the same SOI wafer. Linear operation and  $f=25$  Hz.




Figure 8. Correlation between the low-field effective mobility and the threshold voltage for all UTBOX nMOSFETs studied on the same SOI wafer.

It is clear that the LF noise power spectral density of similar 1 mmx105 nm FD SOI nMOSFETs exhibits a wide device-to-device variation over a UTBOX wafer. This variation appears to be uncorrelated with the variation in the DC parameters. In the past, it has often been noted that there exists a correlation between the 1/f noise magnitude and the low-field mobility for widely different types of MOSFETs [18-22]. These observations can be explained by considering that the front gate oxide traps responsible for the low-frequency current fluctuations by trapping and detrapping, at the same time can cause carrier scattering when they are charged (Coulomb scattering), which gives rise to a reduction of the mobility proportional to the oxide trap density  $N_{ot}$ . In addition, this Coulomb scattering by charged oxide traps gives rise to the so-called correlated mobility fluctuations, resulting in a quadratic increase of the input-referred noise PSD at higher gate voltages in strong inversion.

The noise spectra of Fig. 4 can help to resolve the issue of the absence of a correlation found here. In the case of the high-noise transistor #25, one can clearly observe that the spectrum at 25 Hz is flat and dominated by so-called Generation-Recombination (GR) noise, caused by defects either in the silicon film or in the front gate oxide. In the latter case, a single RTN can be responsible for the Lorentzian spectrum [14]. The low-noise device #30 in Fig. 4a is characterized by a 1/f<sup>γ</sup> spectrum at low frequencies with  $\gamma$  close to 1. Note the one decade higher LF noise spectral density caused by the excess GR noise in Fig. 4b compared with Fig. 4a, explaining the wide range of noise values at 25 Hz in Fig. 7. The variability in the LF noise is thus due to the presence of excess GR noise, which is related with randomly distributed, processing-induced defects. At the same time, these defects do not impact the  $V_T$  or  $m_n$ , which may explain the absence of a correlation.

To highlight the variability induced by the excess GR noise, devices corresponding with a 1/f noise dominated spectrum are represented by the blue symbols in Figs 7. While the number of 1/f-like devices is rather small, it is clear that their parameters exhibit a tighter distribution, again demonstrating that the excess GR noise is the root cause of the variability in the PSD and of the absence of a correlation with the static parameters. When only considering the blue symbols, it becomes evident that nMOSFETs with a higher low-field electron mobility exhibit a lower noise as well, in line with previous observations [18-22]. At the same time, the threshold voltage shifts to higher values for a smaller 1/f noise PSD. Since the 1/f noise is given by trapping, this indicates that a smaller  $N_{ot}$  corresponds with a higher  $V_T$  for the nMOSFETs. In other words,

the traps are positively charged. The variability in the  $1/f$  noise can be ascribed in first instance to the usual variability in the border trap density [10]. The associated correlation with the inverse mobility is related to the Coulomb scattering related with charged traps in the oxide.

Can we tell something more about these defects based on the behavior of the GR noise? From Fig. 4b, one can derive that the Lorentzian plateau and corner frequency of the Lorentzian occurring at the lowest frequencies ( $\sim 25$  Hz) is not markedly dependent on the gate voltage. This strongly suggests that the underlying defects are present in the silicon depletion region [23-27]. This opens the door for GR noise spectroscopy as a function of temperature. However, in the case of UTBOX transistors, the film is fully depleted, so that the analysis proposed in, e.g., Ref. [27] may no longer be applicable. In fact, it has recently been shown that implementing a GR noise model for FD UTBOX SOI nMOSFETs results in both gate voltage dependent and independent Lorentzians corresponding with GR levels in the fully depleted Si film [28,29].

As can be seen in Figs 4a and 4b, a second GR noise component is present in both devices at higher frequencies, which does exhibit a shift of the Lorentzian parameters with  $V_{GS}$ . The difference between the two cases can be explained by the proximity of the electron quasi-Fermi level with respect to the trap energy level  $E_T$ . For  $E_F$  several  $kT$  away from  $E_T$  across the thickness of the FD Si film, there will be little impact of  $V_{GS}$  on the GR noise, while the opposite holds for  $E_F$  crossing  $E_T$  somewhere in the thin Si film. Initial results indicate that the defects responsible for the GR noise in Fig. 4 are quite close to the conduction band, i.e., at  $E_C-0.12$  eV to  $E_C-0.15$  eV approximately [28,29].

Temperature-dependent Arrhenius plots of the GR noise corner frequency are helpful in further confirming these modeling results [23-25,27]. Based on such a detailed Arrhenius analysis, it has been demonstrated that the activation energy and electron capture cross section of the defects coincide with the trap signature of well-known implantation and processing-induced defects [30,31]. The fact that the retention time of extensionless UTBOX nMOSFETs, operated as one-transistor memory cells is higher than for their counterparts with extensions [32,33], indicates that the extension implantation is one of the sources of the defects. As the retention time is mainly governed by hole generation by deep-level centers in the silicon film [33], it is a good measure for the presence of GR centers. At the same time, the LF noise PSD of extensionless transistors is also smaller, showing a correlation between the two parameters.

On the other hand, transistors with or without ground-plane implantation yield similar results so that the latter can be safely excluded as an important source

of the GR noise in the silicon film. It can be useful to systematically investigate whether the presence of certain processing-induced defects, corresponding with a specific corner frequency, i.e., activation energy and capture cross section, exhibits a certain distribution over the wafer. Another possibility is to investigate the time domain fluctuations for the presence of Random Telegraph Noise. This could provide another handle for studying the GR centers in the silicon film and may even enable a detailed study of the trap location inside the film [34].

Another factor which has to be taken into account in the case of UTBOX devices is the coupling between the front and the back interface, which not only impacts the static device parameters [35,36], but also the LF noise magnitude, especially when the back oxide trap density is different from the corresponding  $N_{ot}$  at the front interface [37]. The front-back coupling can thus be an additional factor, explaining the absence of a correlation between the noise and the  $V_T$  and  $m_n$  reported here. Recently, a detailed study of the front and back-channel LF noise of UTBOX SOI nMOSFETs has been carried out [38,39], showing that the  $1/f$  noise can be explained in terms of the coupling factor derived earlier from theory [37]. As a result, the  $1/f$  noise magnitude of the front channel will be enhanced due to the impact of the traps at the buried oxide interface, when the latter is in depletion. Therefore, one has to correct for this effect in order to extract the correct  $N_{ot}$  for the front oxide. Alternatively, one can measure the front channel noise PSD in a FD SOI transistor with the back gate in accumulation, to cancel the effect of the trapping in the BOX. However, for films thinner than 10 nm biasing one of the interfaces into accumulation becomes more and more difficult, so that one has to correct for the noise coupling effect, based on the analytical model. In addition, it has been found for 14 nm film nMOSFETs that there exists a linear correlation between the noise in the front- and in the back-channel. This rules out coupling as an important contributor to the  $1/f$  noise variability [38,39].

With respect to the GR noise, a procedure has been established to distinguish defects in the fully depleted films from traps in the oxide, giving rise to RTN [38]. This is based on a comparison of the front- and the back-channel noise spectra, with the opposite interface at 0 V. In case the same Lorentzian component is occurring in both spectra, it is believed that the traps are in the silicon film. Conversely, when the Lorentzian is appearing in only one of the two spectra, there is a high probability that RTN is at its origin, thus pointing to the presence of a single oxide trap. At the same time, it is believed that measuring the noise in the front channel with a different substrate bias shifts the Fermi level position in the FD film so that other defects in the fully depleted Si layer may contribute a corresponding Lo-

rentzian component to the LF noise spectrum. In this way, a kind of back-gate-induced noise spectroscopy should become possible in UTBOX devices.

## V. CONCLUSIONS

It has been shown that the LF noise of UTBOX SOI nMOSFETs exhibits a wide distribution across a wafer, which has been ascribed to the random occurrence of GR centers, mainly in the silicon film and contributing an excess Lorentzian component. The observed noise variability is not correlated with the variability in the DC parameters, like the  $V_T$  or  $m_n$ , emphasizing that the GR centers in the silicon film do not markedly affect the static device parameters.

## ACKNOWLEDGMENTS

The authors would like to acknowledge the Brazilian research-funding agency CAPES (Coordenação de Aperfeiçoamento de Pessoal de Nível Superior) and CNPq (Conselho Nacional de Desenvolvimento Científico e Tecnológico) and the Flemish Fonds voor Wetenschappelijk Onderzoek (F.W.O) for the support for developing this work. The imec Core Partners are gratefully acknowledged for financial support within the frame of the FBRAM program.

## REFERENCES

- [1] R.W. Keyes, "Physical limits in digital electronics", *Proc. IEEE*, vol. 63, no. 5, May 1975, pp. 740-767.
- [2] T. Mizuno, J. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's", *IEEE Trans. Electron Devices*, vol. 41, no. 11, Nov. 1994, pp. 2216-2221.
- [3] H.-S.P. Wong, Y. Taur, and D.J. Frank, "Discrete random dopant distribution effects in nanometer-scale MOSFETs", *Microelectron. Reliab.*, vol. 38 no. 9, Sep. 1998, pp. 1447-1456.
- [4] P.A. Stolk, F.P. Widdershoven, and D.B.M. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors", *IEEE Trans. Electron Devices*, vol. 45, no. 9, Sep. 1998, pp. 1960-1971.
- [5] A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub 0.1 micron MOSFETs: A 3-D "atomistic" simulation study", *IEEE Trans. Electron Devices*, vol. 45, no. 12, Dec. 1998, pp. 2505-2513.
- [6] N. Daval, C. Fiquet, C. Aulnette, D. Landru, C. Drazek, K.K. Bourdelle, E. Guiot, F. Letertrre, B.-Y. Nguyen, and C. Mazure, "SiGe and Ge on insulator wafers", in: *ECS Trans.* (The Electrochem Soc, Pennington, NJ), vol. 35, no. 5, 2011, pp. 29-38.
- [7] A. Asenov, R. Balasubramanian, A.R. Brown, and J.H. Davies, "Effect of single-electron interface trapping in decanano MOSFETs: A 3D atomistic simulation study", *Superlatt. and Microstruct.*, vol. 27, 2000, 411-416.
- [8] A. Asenov, R. Balasubramanian, A.R. Brown, and J.H. Davies, "RTS amplitudes in decanometer MOSFETs: 3-D

simulation study", *IEEE Trans. Electron Devices*, vol. 50, no. 3, Mar. 2003, pp. 839-845.

- [9] A. Ghetti, C. Monzio Compagnoni, A.S. Spinelli, and A. Visconti, "Comprehensive analysis of random telegraph noise instability and its scaling in deca-nanometer flash memories", *IEEE Trans. Electron Devices*, vol. 56, no. 8, Aug. 2009, pp. 1746-1752.
- [10] G. Ghibaudo, O. Roux, and J. Brini, "Impact of downscaling on low frequency noise in silicon MOS transistors", *Phys. Stat. Sol. A*, vol. 132, no. 2, Aug. 1992, pp. 501-507.
- [11] D. Lopez, S. Haendler, C. Leyris, G. Bidal, and G. Ghibaudo, "Low-frequency noise investigation and noise variability analysis in high-k/metal gate 32-nm CMOS transistors", *IEEE Trans. Electron Devices*, vol. 58, no. 8, Aug. 2011, pp. 2310-2316.
- [12] E.G. Ionannidis, S. Haendler, A. Bajolet, T. Pahron, N. Planes, F. Arnaud, R.A. Bianchi, M. Haond, D. Golanski, J. Rosa, C. Fenouillet-Beranger, P. Perreau, C.A. Dimitriadis, and G. Ghibaudo, "Low frequency noise variability in high-k/metal gate stack 28nm bulk and FD-SOI CMOS transistors", in: *IEDM Techn. Dig.* (The IEEE, New York), Dec. 2011, pp. 449-452.
- [13] G. Ghibaudo, "New method for the extraction of MOSFET parameters", *Electron Lett.*, vol. 24, no. 9, Apr. 1988, pp. 543-545.
- [14] M.J. Kirton and M.J. Uren, "Noise in solid state microstructures: A new perspective on individual defects, interface states and low frequency (1/f) noise", *Adv. in Phys.*, vol. 38, 1989, pp. 367-468.
- [15] E. Simoen, B. Dierickx, C.L. Claeys, and G.J. Declerck, "Explaining the amplitude of RTS noise in submicrometer MOSFETs", *IEEE Trans. Electron Devices*, vol. 39, no. 2, Feb. 1992, 422-429.
- [16] E. Simoen, B. Dierickx, B. De Canne, F. Thoma, and C. Claeys, "On the gate and drain voltage dependence of the RTS amplitude in submicron MOST's", *Appl. Phys. A*, vol. 58, no. 4, 1994, pp. 353-358.
- [17] E. Simoen and C. Claeys, "Random Telegraph Signals: a local probe for single point defect studies in solid-state devices", *Mat. Sci. Eng. B*, 91-92, Apr. 2002, pp. 136-143.
- [18] E. Simoen, P. Vasina, J. Sikula, and C. Claeys, "Empirical model for the low-frequency noise of hot-carrier degraded submicron LDD MOSFET's", *IEEE Electron Device Lett.*, vol. 18, no. 10, Oct. 1997, pp. 480-482.
- [19] E. Simoen, G. Eneman, P. Verheyen, R. Delhougne, R. Loo, K. De Meyer, and C. Claeys, "On the beneficial impact of tensile-strained silicon substrates on the low-frequency noise of n-channel metal-oxide-semiconductor transistors", *Appl. Phys. Lett.*, vol. 86, no. 22, May 2005, 223509-1/3.
- [20] E. Simoen, G. Eneman, P. Verheyen, R. Loo, K. De Meyer and C. Claeys, "Processing aspects in the low-frequency noise of n-MOSFETs on strained silicon substrates", *IEEE Trans. Electron Devices*, vol. 53, no. 5, May 2006, pp. 1039-1047.
- [21] W. Guo, G. Nicholas, B. Kaczer, R.M. Todi, B. De Jaeger, C. Claeys, A. Mercha, E. Simoen, B. Cretu, J.-M. Routoure, and R. Carin, "Low-frequency noise assessment of silicon passivated Ge pMOSFETs with TiN/TaN/HfO<sub>2</sub> gate stack", *IEEE Electron Device Lett.*, vol. 28, no. 4, Apr. 2007, pp. 288-291.
- [22] E. Simoen, J. Mitard, B. De Jaeger, G. Eneman, A. Dobbie, M. Myronov, T. Whall, D. Leadley, M. Meuris, T. Hoffmann and C. Claeys, "Low-frequency noise characterization of strained germanium pMOSFETs", *IEEE Trans. Electron Devices*, vol. 58, no. 9, Sep. 2011, 3132-3139.
- [23] F. Scholz, J. Hwang, and D.K. Schroder, "Low frequency noise and DLTS as semiconductor device characterisation

- tools", *Solid-St. Electron.*, vol. 31, 1988, pp. 205-217.
- [24] D. Murray, A. Evans, and J. Carter, "Shallow defects responsible for GR noise in MOSFET's", *IEEE Trans. Electron Devices*, vol. 38, no. 2, Feb. 1991, pp. 407-416.
- [25] F. Scholz and J. Roach, "Low-frequency noise as a tool for characterization of near-band impurities in silicon MOSFETs", *Solid-St. Electron.*, vol. 35, no. 4, Apr. 1992, pp. 447-453.
- [26] N. Lukyanchikova, "Sources of the Lorentzian components in the low frequency noise spectra of submicron metal-oxide-semiconductor field-effect transistors", in: *Noise and Fluctuations Control in Electronic Devices*, Ed. A. Balandin (American Scientific, Riverside, Ca), 2002, pp. 201-233.
- [27] I. Lartigau, J.M. Routoure, W. Guo, B. Cretu, R. Carin, A. Mercha, C. Claeys, and E. Simoen, "Low temperature noise spectroscopy of 0.1 mm partially depleted Silicon on Insulator MOSFETs", *J. Appl. Phys.*, vol. 101, no. 10, May 2007, 104511/1-5.
- [28] A. Luque Rodríguez, G. Cano de Andrade, M. Aoulaiche, L. Almeida, C. Claeys, J.A. Jiménez-Tejada, and E. Simoen, "Defect analysis in UTBOX SOI nMOSFETs by low-frequency noise", in: the *Proc. of EUROSOI 2012*, La Grande Motte, 25-26 January, 2012, p. 49-50.
- [29] A. Luque Rodríguez, J.A. Jiménez Tejada, S. Rodríguez-Bolívar, M. Aoulaiche, C. Claeys, and E. Simoen, "Dependence of generation-recombination noise with gate bias in FD SOI MOSFETs", *IEEE Trans. Electron Devices*, vol. 59, no. 8, Aug. 2012, pp. 2780-2786.
- [30] V. Strobel, B. Cretu, S.D. dos Santos, E. Simoen, J.-M. Routoure, R. Carin, M. Aoulaiche, M. Jurczak, J.A. Martino, and C. Claeys, "Low-frequency noise assessment in advanced UTBOX SOI n-channel MOSFETs", presented at *EUROSOI 2013*, Paris, 22-23 Jan. 2013.
- [31] S. D. dos Santos, B. Cretu, V. Strobel, J.-M. Routoure, R. Carin, J.A. Martino, M. Aoulaiche, M. Jurczak, E. Simoen and C. Claeys, "Low-frequency noise assessment in advanced UTBOX SOI nMOSFETs with different gate dielectrics", submitted for publication in *Solid-St. Electron.*
- [32] T. Nicoletti, M. Aoulaiche, L.M. Almeida, S.D. Santos, J.A. Martino, A. Veloso, M. Jurczak, E. Simoen, and C. Claeys, "The dependence of retention time on gate length in UTBOX FBRAM with different source/drain junction engineering", *IEEE Electron Device Lett.*, vol. 33, no. 7, Jul. 2012, pp. 940-942.
- [33] M. Aoulaiche, E. Simoen, M. Veloso, P. Blomme, G. Groeseneken, M. Jurczak, T. Nicoletti, and L. Mendes Almeida, "Junction field effect on the retention time for one transistor Floating Body RAM memory", *IEEE Trans. Electron Devices*, vol. 59, no. 8, Aug. 2012, pp. 2167-2172.
- [34] E. Simoen, M. Aoulaiche, S. D. dos Santos, J.A. Martino, V. Strobel, B. Cretu, J.-M. Routoure, R. Carin, A. Luque Rodríguez, J.A. Jiménez Tejada and C. Claeys, "Low-frequency noise studies on fully depleted UTBOX Silicon-on-Insulator nMOSFETs: challenges and opportunities", submitted for publication in *ECS Journ. Of Solid State Science and Technology*.
- [35] H.K. Lim and J. Fossum, "Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFET's", *IEEE Trans. Electron Devices*, vol. 30, no. 10, Oct. 1983, pp. 1244-1251.
- [36] D.J. Wouters, J.-P. Colinge, and H.E. Maes, "Subthreshold slope in thin-film SOI MOSFET's", *IEEE Trans. Electron Devices*, vol. 37, no. 9, Sep. 1990, pp. 2022-2032.
- [37] E. Simoen, A. Mercha, C. Claeys, N. Lukyanchikova, and N. Garbar, "Critical discussion of the front-back gate coupling effect on the low-frequency noise in fully depleted SOI MOSFETs", *IEEE Trans. Electron Devices*, vol. 51, no. 6, Jun. 2004, 1008-1016.
- [38] S. D. dos Santos, T. Nicoletti, J.A. Martino, M. Aoulaiche, A. Veloso, M. Jurczak, E. Simoen, and C. Claeys, "On the variability of low frequency noise of front/back-channels in UTBOX SOI nMOSFETs", *IEEE Trans. Electron Devices*, vol. 60, no. 1, Jan. 2013, pp. 444-450.
- [39] S. D. dos Santos, E. Simoen, V. Strobel, B. Cretu, J.-M. Routoure, R. Carin, M. Aoulaiche, M. Jurczak, J.A. Martino, and C. Claeys, "On the variability and front-back coupling of the low-frequency noise in UTBOX SOI nMOSFETs", in: the *Proc. 11th Int. Conf. on Solid-State and Integrated Circuit Technology -ICSICT 2012*, Eds. T.-A. Tang and Y.-U. Jiang, 2012, pp. 234-236.