# HARMONIC DISTORTION COMPARISON BETWEEN CIRCULAR GATE AND CONVENTIONAL SOI nMOSFET USING 0.13 µm PARTIALLY-DEPLETED SOI CMOS TECHNOLOGY

Leandro Poloni Dantas<sup>1</sup> and Salvador Pinillos Gimenez<sup>1,2</sup>

<sup>1</sup>Centro Universitário da FEI Av. Humberto de Alencar Castelo Branco, 3972, SBC - SP - 09850-901 - Brazil lepoloni@yahoo.com.br

<sup>2</sup>Laboratório de Sistemas Integráveis da Universidade de São Paulo Av. Prof. Luciano Gualberto, trav. 3, n. 158, SP - SP - 05508-900 - Brazil

## ABSTRACT

The Harmonic Distortion or Linearity is an important merit figure for low-power, low-voltage analog integrated circuits applications. This paper studies the Harmonic Distortion in Circular Gate SOI nMOSFET, using 0.13 µm Partially-Depleted SOI CMOS technology for analog applications. The drain/source asymmetric effects are considered in terms of the drain current as a function of the gate and of the drain voltage. The circular gate SOI nMOSFET Harmonic Distortion comparisons with the conventional (rectangular gate) partiallydepleted SOI nMOSFET are performed, regarding the same effective channel length and width. This paper is based on experimental results. The Integral Function Method (IFM) is used to determine the total harmonic distortion (THD) and the third order harmonic distortion (HD3) in order to perform this work. It is observed that circular gate presents improved harmonic distortion as compared with the rectangular gate SOI nMOSFETs, for the same effective channel length and width, operating in the saturation region.

# **1. INTRODUCTION**

The harmonic distortion is an important merit figure for low-power low-voltage analog integrated circuit applications, as for the Operational Transconductance Amplifiers (OTAs), one of the main basic analog built blocks. When a signal is applied to the transistor gate, the harmonic distortion occurs due to the  $I_{DS}$ - $V_{GS}$  non-linearity characteristic in the saturation region, as indicated in figure 1.

To measure the harmonic distortion, it is necessary to apply a signal in the transistor gate ( $V_{GS}$ ) and to measure the output signal. The device linearity can be obtained considering an input sinusoidal signal given by the equation (1).

$$V_{GS} = V_0 + V_a \sin(\omega t) \tag{1}$$

where  $V_0$  is the DC gate to the source bias and  $V_a$  is the maximum amplitude value of the sinusoidal signal.



Figure 1 – Drain current distortion caused by non-linearity in  $I_{DS}\, \text{versus}\, V_{GS}\, \text{curve}.$ 

The Total Harmonic Distortion (THD) of a signal is defined as a sum of all harmonic frequency powers above the fundamental one over the fundamental frequency power and it is usually expressed in dB [equation (2)] [2].

$$THD = \frac{\sum \text{harmonic_powers}}{\text{fundamental_freq._power}} = \frac{P2 + P3 + P4 + \dots + Pn}{P1}$$
(2)

where P1 is the power level of the fundamental frequency harmonic and P2, P3, P4 and Pn are the power levels of the harmonic components presented in the output signal.

The Integral Function Method (IFM) is used to determine the total and the third order harmonic distortions [1, 2]. This method uses only the device DC electrical characteristic ( $I_{DS}$ - $V_{GS}$ ), instead of Fourier-based methods, which require complicated AC characterization.

New devices [Graded-Channel (GC), Double Gate SOI nMOSFEI, etc] and new techniques (circuit layouts that degrade the die area and the parasitic capacitances) can be used to improve harmonic distortion [3-5]. Another possibility is to study the influence of the gate

geometrical form in Linearity, for the same technology. The circular gate transistor (CGT) [6], presented in figure 2, is an option.



Figure 2 - Circular gate SOI nMOSFET layout.

In figure 2, L is the channel length (= R2 - R1), and R1 and R2 are internal and external radii of the channel. Note that CGT presents drain and source asymmetric dimensions. The internal contact can operate either as a drain or as a source. This device can be biased in two different ways: the internal and the external drain configurations.

The geometric factor  $(f_r)$  of the conventional (rectangular gate) transistor and the CGT is given by the equation (3) [7].

$$f_{\rm r} = \left(\frac{W}{L}\right)_{\rm Rectangular} = \left[\frac{2\pi}{\ln\left(\frac{R2}{R1}\right)}\right]_{\rm Circular}$$
(3)

The objective of this paper is to study the Total Harmonic Distortion and the Third Order Harmonic Distortion behaviors in the circular gate SOI nMOSFETs taking into account the drain/source asymmetric effects, base on experimental results. The comparisons between the conventional and the circular gates SOI nMOSFETs are also performed, considering the same effective channel length and width.

## 2. PROCESS AND ELECTRICAL CHARACTERISTICS

The devices were fabricated at IMEC, Belgium, using the 0.13  $\mu$ m Partially-Depleted SOI CMOS technology. The technologic parameters of the SOI nMOSFETs are:  $t_{oxf} = 2.5$  nm (gate oxide thickness),  $t_{oxb} = 400$  nm (burred oxide thickness),  $t_{si} = 100$  nm (silicon thickness),  $N_A =$  $5.5 \times 10^{17}$  cm<sup>-3</sup> (channel concentration),  $N_{Drain/Source} =$  $1 \times 10^{20}$  cm<sup>-3</sup> (Drain/Source concentration). The CGT dimensions are L = 1  $\mu$ m (channel length) and W = 100  $\mu$ m (the average channel width). In order to obtain W/L = 100, using the expression (3), R1 and R2 values of the circular gate transistor are 15.5  $\mu$ m and 16.5  $\mu$ m, respectively. The conventional transistor dimensions are L = 1  $\mu$ m and W = 10  $\mu$ m, resulting W/L = 10. The CGT and the conventional threshold voltages  $(V_{TH})$  are extracted by using the second derivative method and their values are 0.31 V and 0.33 V, respectively.

The figure 3 presents experimental normalized drain current  $[I_{DS}/(W/L)]$  as a function of drain to source voltage (V<sub>DS</sub>) of CGT with the internal and external drain configurations and the conventional SOI nMOSFETs, for different gate to source voltages (V<sub>GS</sub>). The normalized drain current  $[I_{DS}/(W/L)]$  is used to eliminate the dimensions effects in linearity comparative study between the CGT and the rectangular gate SOI nMOSFETs.



Figure 3 –  $I_{DS}/(W/L)$  versus  $V_{DS}$  of rectangular and circular gate SOI nMOSFETs.

The drain current of the CGT operating with the internal drain configuration is higher than operating with the external drain and the conventional SOI nMOSFET, due to the pinch-off point of the CGT with the internal drain configuration is more distant from the drain than the external drain configuration [6] and consequently the effective channel length of the CGT with the internal drain configuration is smaller than the external drain configuration smaller than the external drain configuration, resulting in higher drain current. Besides, as the gate voltage increases, bigger are the drain current differences between the internal and the external configurations and also the conventional device.



Figure 4 –  $I_{DS}/(W/L)$  versus  $V_{GT}$  of rectangular and circular gate SOI nMOSFETs.

To eliminate the threshold voltage differences between the CGT and the conventional one, figure 4 is plotted normalized drain current as a function of  $V_{GT}$ , where  $V_{GT}$  is given by  $V_{GS} - V_{TH}$ .

Observing figure 4, for the same  $V_{GT}$ , drain current with the internal drain configuration is higher than the external drain configuration, because of the pinch-off point behavior in the CGT as explained before. Besides, the CGT with the external drain configuration presents similar behavior of the rectangular gate transistor. For  $V_{GT} > 0.75$  V, the CGT drain current with both configurations is smaller than the conventional one, due to the mobility degradation in the CGT, because the drain current occurs in all directions in contrast to the conventional transistor (the mobility depends on the crystallography orientation). These characteristics are observed for different  $V_{DS}$  values ( $0.1 \text{ V} \leq V_{DS} \leq 1 \text{ V}$ ).

### **3. HARMONIC DISTORTION ANALYSIS**

The linearity study is performed in the saturation region ( $V_{GT} \leq V_{DS}$ ) and figure 5 presents the CGT and the conventional SOI nMOSFETs THD-V<sub>GT</sub> curves for different values of  $V_{a.}$  They are extracted applying the IFM method.



Figure 5 – THD versus  $V_{GT}$  of rectangular and circular gate SOI nMOSFETs for  $V_a$  equal to 50 mV and 200 mV.

The THD behavior is similar for all devices when  $V_{GT}$  < 0.25 V. When  $V_{GT}$  is higher than 0.25 V, the CGTs (mainly the internal drain) present lower THD than the rectangular gate. For  $V_a = 200 \text{ mV}$  and  $V_{GT} = 0.85 \text{ V}$ , the THD of the CGT with the internal drain configuration is lower than the external drain configuration and the rectangular gate for about 32.5 dB and 31.9 dB, respectively. The same THD behavior is observed considering  $V_a = 50 \text{ mV}$  and  $V_{GT} = 0.72 \text{ V}$ . Additionally, for  $V_{GT} > 0.9 \text{ V}$ , it can be seen that the THD of the CGT with the internal drain configuration increases strongly due to the mobility degradation.

Figure 6 shows the CGT and the conventional HD3 behaviors for  $V_a = 200$  mV.

Analysing it, we conclude that the HD3<sub>CGT</sub> is dominant when V<sub>GT</sub> is smaller than 0.25 V (A region) and V<sub>GT</sub> is higher than 0.68 V (C region), respectively. While the HD3<sub>Rectangular Gate</sub> is dominant into the interval given by 0.25 V < V<sub>GT</sub> < 0.68 V (B region). The same HD3 behavior is observed for all transistors, with different V<sub>a</sub> values.



Figure 6 – HD3 versus  $V_{GT}$  of rectangular and circular gate SOI nMOSFETs for  $V_a = 200$  mV.

#### **4. CONCLUSIONS**

It is observed that the circular gate transistor presents lower Harmonic Distortion or higher linearity than the conventional SOI nMOSFET in the saturation region. Besides, the CGT linearity behavior with external drain configuration is a little better than the conventional one. The CGT linearity behavior with the internal drain configuration is extremely superior than the conventional SOI nMOSFET for  $V_{GT} > 0.5$  V. Knowing that high frequency amplifiers operate in strong inversion, the CGT with internal drain configuration can be used instead of the conventional one to improve extremely the Harmonic Distortion in analog applications.

The HD3<sub>CGT</sub> is dominant when  $V_{GT}$  is lower than 0.25 V (in direction of the weak inversion region) and when  $V_{GT}$  is higher than 0.68 V (in direction of the strong inversion region), when  $V_a = 200$  mV.

## 5. ACKNOWLEDGEMENTS

The authors would like to thank João Antonio Martino from LSI/EPUSP and Cor Claeys from IMEC for supplying the devices and Antonio Cerdeira from CINVESTAV-IPN and Marcelo Antonio Pavanello from Centro Universitário da FEI for supplying IFM software.

#### 6. REFERENCES

[1] A. Cerdeira, M. Estrada, R. Quintero, D. Flandre, A. Ortiz-Conde and F. J. García-Sánchez, "New method for determination of harmonic distortion in SOI FD transistors," *Solid State Electron.*, vol. 46, pp. 103-108, 2002. [2] A. Cerdeira, M. A. Alemán, M. Estrada and D. Flandre, "Integral function method for determination of nonlinear harmonic distortion," *Solid State Electron.*, vol. 48, no. 12, pp. 2225-2234, 2004.

[3] M. A. Pavanello, A. Cerdeira, J. A. Martino, J. P. Raskin and D. Flandre, "Impact of Asymetric Channel Configuration on the Linearity of Double-Gate SOI MOSFETs," 6<sup>TH</sup> *International Caribbean Conf. in Devices, Circuits and Systems*, Mexico, Apr. 26-28, 2006.

[4] A. Cerdeira, M. A. Alemán, M. A. Pavanello, J. A. Martino and D. Flandre, "Advantages of the Graded-Channel SOI FD MOSFET for Applications as a Quasi-Linear Resistor," *IEEE Transactions on Electron Devices, Circuits and Systems*, vol. 52, no. 5, pp. 967-972, May 2005. [5] M. de Souza, M. A. Pavanello, A. Cerdeira and D. Flandre, "Graded-Channel SOI nMOSFET Model Valid for Harmonic Distortion Evaluation," Proc. 25<sup>TH</sup> International Conference on Microelectronics (Miel 2006), Belgrade, Serbia and Montenegro, 14-17 May 2006.

[6] S. P. Gimenez, R. M. G. Ferreira and J. A. Martino, "Early Voltage Behavior in Circular Gate SOI nMOSFET Using 0.13  $\mu$ M Partially-Depleted SOI CMOS Technology," *SBMicro* 2006, vol. 4, pp. 319-328, 2006.

[7] J. P. Collinge, *Silicon-On-Insulator Technology: Materials to VLSI*, Kluwer Academic Publishers, United States of America, 2004.