# EVALUATION OF THE DRAIN LEAKAGE CURRENT BEHAVIOR IN DOUBLE GATE FINFETS

Jorge Giroldo Jr. and Marcello Bellodi

Department of Electricity, Centro Universitário da FEI, São Bernardo do Campo, São Paulo – 09850-901, Brazil.

## ABSTRACT

In this study it will shown the drain leakage current behavior and its carriers composition in Double Gate FinFETs (DGFinFETs) devices submitted since room temperature (27 °C) up to 300 °C, taking into account the influence of the channel length (L) in the total drain leakage current I<sub>DLeak</sub> and its composition (electrons and holes). In order to develop this analysis, numerical three-dimensional simulations were performed, where it was observed that the drain leakage current increases as the temperature rises for all simulated devices and I<sub>DLeak</sub> increases as L reduces. Besides, it was observed that the total drain leakage current I<sub>DLeak</sub> in DGFinFETs showed to be composed mainly by electrons.

### **1. INTRODUCTION**

The Silicon-on-Insulator (SOI) MOS technology evolving from the classical model, planar, single gate into three-dimensional structures devices with a multiple gates (MuGFETs) devices [1].

Double gate devices have the best conditions to electrostatic control of channel region when compare to planar single gate devices, short channel effects are reduced and smaller dimension for transistor can be achieved with double gate structures [2].

Nowadays there are many applications for SOI MOSFETs and Integrated Circuits (ICs) for high temperature operation up to 300 °C, such as automotive, aerospace and industry whose have a special demand for then [3, 4]. At high temperatures, the main cause of failure in devices and circuits is due to the leakage current increases on drain/source to channel junctions [3, 4].

Multiple gates devices are the main promises to advance the limits of the integration scale and have attracted interest in several research groups [5, 6].

Then, looking for these premises, in this study the drain leakage drain current and its carriers will be analyzed and discussed in DGFinFETs SOI nMOS devices.

#### 2. DOUBLE GATE FINFET CHARACTERISTICS

The Double Gate FinFET devices (DGFinFET) used in all three-dimensional simulations is showed in Figure 1. Its characteristics are: the Fin width ( $W_{Fin}$ ) is 120 nm, the Fin height ( $H_{Fin}$ ) assumes 150 nm, the buried oxide ( $t_{BOX}$ ) and gate oxide ( $t_{OX}$ ) have 145 nm and 2 nm thickness, respectively. The channel length range analyzed is changes from 100 nm up to 1  $\mu$ m. The channel region has a p-type doping concentration  $N_A = 1 \times 10^{15}$  cm<sup>-3</sup> while source and drain regions are a n-type with doping concentration

 $N_{D}{=}1 x 10^{20} \mbox{ cm}^{-3},$  characterizing a n-channel Double Gate FinFET.



Figure 1. Double Gate FinFET transistor structure.

In order to analyze  $I_{DLeak}$  at high temperatures, all devices were biased in the linear region, i.e., for the drain voltage  $V_{DS}$  fixed at 25 mV. The gate voltage  $V_{GS}$  versus drain current  $I_{DS}$  curves were obtained in all temperature range for -0.5 V  $\leq V_{GS} \leq 1.2$  V.

In order to edit the DGFinFETs devices, it was used DEVEDIT3D [7], and all three-dimensional numerical simulations were performed using ATLAS [7].

#### 3. THREE-DIMENSIONAL SIMULATION RESULTS

The results presented were obtained through threedimensional numerical simulations, performed with the device simulator ATLAS.

In order to study the drain leakage current  $I_{DLeak}$  it is necessary to obtain the drain current  $I_{DS}$  as a function of the gate voltage  $V_{GS}$  curves, for all temperature range analyzed, for an constant voltage applied between drain and source  $V_{DS} = 25$  mV, and for the gate voltage from  $V_{GS} = -0.5$  V up to  $V_{GS} = +1.2$  V.

Figure 2 shows some results concerned to the  $I_{DS} \times V_{GS}$  curves, at high temperatures, for a DGFinFET SOI nMOSFET with L = 500 nm. From these results is possible to note that as the temperatures increases, the subthreshold slope decreases. Besides it, in the triode region ( $V_{GS} > 0.5 \text{ V}$ )  $I_{DS}$  reduces due to the mobility reduction as the temperature rises. Similar results are observed for all L range analyzed along this paper.



Figure 2.  $I_{DS} \times V_{GS}$  curves for a DG FinFET with L = 500 nm operating at high temperatures.

In order to extract the total drain leakage current  $I_{DLeak}$ , it was necessary to adopt a  $V_{GS}$  condition for it. Then, after analyzing all  $I_{DS} \times V_{GS}$  curves, it was decided that  $I_{DLeak}$  can be extracted for  $V_{GS} = -0.5 \text{ V}$ , where  $I_{DLeak}$  tends to be almost constant at high temperatures.

The results of  $I_{DLeak}$  extracted for all DG FinFETs analyzed are described in Figure 3, showing that the drain leakage current  $I_{DLeak}$  increases as the temperature rises, as expected.



Figure 3. Total drain leakage current behavior vs. temperature from room to high up to 300 °C comparison for different channel length.

From the results presented in Figure 3, it can be seen that for a given temperature, as the channel length L reduces there is an increase of  $I_{DLeak}$ , whose effect is observed for all temperature range studied along this work. On the other hand,  $I_{DLeak}$  difference observed between the devices reduces as the temperature increases.

Otherwise, analyzing  $I_{DLeak}$  as a function of L, it can be seen that for the same temperature as L reduces,  $I_{DLeak}$ increases as it can be seen in Figure 4. Similar behavior is also observed for all temperature range evaluated.

In order to understand  $I_{DLeak}$  behavior as a function of L and temperature, the drain leakage current densities and its composition (holes and electrons densities) were investigated into the silicon film volume of DG FinFETs, as it will be described below.



Figure 4. Total drain leakage current behavior vs. channel length L from 100 nm to 1  $\mu$ m and their behavior from room up to 300 °C.

#### 4. DRAIN LEAKAGE CURRENT ANALYSIS

The total drain leakage current density  $J_{TLeak}$  is obtained from the structure generated by the simulator, previously polarized in the leakage region (for  $V_{GS} = -0.5$  V) as described above, and through a cut view in the middle of the FinFET height of this structure, given by  $H_{Fin}/2$  and is extended across the width  $W_{Fin}$  of the transistor, i.e., since from the Gate 1 and 2/silicon film interfaces, as it can be seen in Figure 5.



*Figure 5. Extraction of the drain leakage current density along the silicon film width.* 

This analysis allows us to observe the density distribution of the drain leakage current density  $J_{TLeak}$  through the silicon film volume. In Figure 6 is possible to observe the total drain leakage current density distribution  $J_{TLeak}$  for a DG FinFET with  $L = 1 \mu m$ , operating at high temperatures. From these results is possible to note that for a given temperature,  $J_{TLeak}$  is higher around the middle of the channel width while near the Gate 1 and Gate 2 interfaces, its intensity is lower. Similar behavior is also observed for all temperature range evaluated.

On the other hand, as the temperature increases, the drain leakage current density increases substantially, maintaining the same distribution along the silicon film volume.



Figure 6. Distribution of the total drain leakage current density along the DGFinFET width for  $L = 1 \mu m$ , at high temperatures.

As the DGFinFET channel length reduces, as presented in Figure 7, there is a significant  $J_{TLeak}$  increases, but similar behavior in the distribution of the total drain leakage current is maintained, i.e., the most part of it flows around the middle of  $W_{Fin}$  and it increases as the temperature increases.



Figure 7. Distribution of the total drain leakage current density, along the silicon film width, for a DG FinFET with L = 100 nm.

Then, in order to understand  $J_{TLeak}$  behavior as a function of the temperature and L, the total drain leakage current composition (carriers) was investigated to observe how electrons and holes contribute for  $I_{DLeak}$  in these analyzed conditions. In this way, Figure 8 shows the total drain leakage current density and its carriers results concerning to DG FinFET operating at 300 °C and for L being 1µm.

From the results presented in Figure 8, it is possible to observe that when the device is operating at 300 °C, the total drain leakage current is composed mainly by electrons  $J_{Electrons}$ . Besides it, note that near the gate interfaces the density of holes is more significant when compared to the rest of the silicon film width, due to negative bias applied in both gates ( $V_G = -0.5$  V), which naturally leads to accumulation of holes at these interfaces. In the median region of  $W_{Fin}$ , the density of holes  $J_{Holes}$  is around three orders of magnitude lower.



Figure 8. The drain leakage current density composition and its distribution along the channel width for DGFinFET with  $L = 1\mu m$  at 300 °C.

Similar results were also observed when L assumes 500 nm and 100 nm, as shown in Figures 9 and 10, respectively. But in these cases, it is important to mention that  $I_{DLeak}$  is composed mainly by electrons ( $J_{Electrons}$ ), but  $J_{Leak}$  increases as L reduces. Besides it, as L reduces, the drain leakage current measured around the Gate 1 and 2 interfaces becomes higher and its composition is given also mainly by electrons, reinforcing that as the channel length reduces,  $I_{DLeak}$  increases and its main carrier is given by electrons.



Figure 9. Drain leakage current density distribution and its composition along the channel width for DGFinFET with  $L = 500 \text{ nm at } T = 300 \text{ }^{\circ}C$ .



Figure 10. Composition of the drain leakage current and its distribution for DGFinFET with L = 100 nm, operating at 300 °C.

For lower temperatures, similar results were observed for all DGFinFETs SOI nMOS evaluated in this work. When the DGFinFETs are analyzed at room temperature, the composition of the total drain leakage current is similar those observed at higher temperatures, for all devices with different lengths of channel. But in particular, when L assumes 1  $\mu$ m, it is possible to see that I<sub>DLeak</sub> components (holes and electrons) are of the same order of magnitude and both contribute significantly to I<sub>DLeak</sub>, as it can be seen in Figure 11.



Figure 11. The drain leakage current density composition and its distribution along the channel width for DGFinFET with  $L=1 \mu m$  at 27 °C.

From the results showed in figure 11 it is clear that in the gate interfaces, holes are the majority and into the silicon film body, electrons are the main component. Anyway, the sum of both components gives the total drain leakage current that flows in this device.

For the device with L = 100 nm and operating at room temperature, as shown in Figure 12, it is observed that the electrons density  $J_{Electrons}$  is the majority component, as detected for these devices operating at higher temperatures.



Figure 12. The drain leakage current density composition and its distribution along the channel width for DGFinFET with L= 100 nm operating at 27 °C.

### 5. CONCLUSIONS

In this study it was verified the behavior of the drain leakage current  $I_{DLeak}$  and its composition, in DGFinFET SOI nMOS devices operating since room temperature up to 300 °C.

Three-dimensional numerical simulations were performed to assist in understanding the drain current composition and its distribution in DGFinFETs, as a function of the temperature and the channel length. As expected, the drain leakage current  $I_{DLeak}$  is highly dependent on the temperature of operation, being higher when the DG FinFET devices are submitted at high temperatures. The results show that as L decreases, for the same conditions, I<sub>DLeak</sub> increases and similar behavior is also observed for the same channel length as the temperature rises. Also, it was observed that the total drain leakage current density J<sub>TLeak</sub> is given by the sum of electrons  $J_{\text{Electrons}}$  and holes  $J_{\text{Holes}},$  but according to the analysis, it was noticed that I<sub>DLeak</sub> is composed mainly by electrons, for all devices investigated.

#### **6. REFERENCES**

[1] Colinge, J.P., "Multi-Gate MOSFETs", Microelectronic Enginnering 84 pp 2071-2076, 2007.

[2] Colinge, J.P., FinFETs and Other Multi-Gate Transistors, Springer, 2008.

[3] Bellodi, M., "Estudo das Componentes e Modelagem das Correntes de Fuga em Dispositivos SOI MOSFET Operando em Altas Temperaturas", PhD. Thesis, USP, São Paulo, 2001.

[4] Bellodi, M., Martino, J. A.; "Study of the leakage current carriers in silicon-on-insulator MOSFETs at high temperatures", Solid-State Electronics 45, pp 683-688, 2001.
[5] V. Kilchytska, N. Collaert, M. Jurczak, D. Flandre, "Specific features of multiple-gate MOSFET threshold voltage and subthreshold slope behavior at high temperatures", Solid-State Electronics 51 pp 1185–1193, 2007.

[6] C.W. Lee, S.R.N. Yun, C.G. Yu, J.T. Park , J.P. Colinge, "Device design guidelines for nano-scale MuGFETs", Solid-State Electronics 51 pp 505–510, 2007.

[7] ATLAS device simulation user's manual v. 5.10.0 Silvaco International, Santa Clara USA; 2005.