

Machine Learning in EDA

Andréa Tavares
R&D Director – Formal Verification



cādence®

Machine Learning Is Not New...



Machine Learning is the field of study that gives computers the ability to learn without being explicitly programmed.”

Arthur Samuel, 1959

60 Years of Research




Artificial Intelligence

Neural Networks

Big Data

CNN

Deep Learning



Drivers of Machine Learning and AI

**Cloud
Datacenter**



Automotive



Medical



Industrial IoT



**Machine
Learning**

Applies to All Verticals

Machine Learning at Cadence (and EDA in general)



Inside

- Better PPA, faster engines
- Improved testing/diagnostics


Outside

- Automated design flow
- Productivity improvement


Enablement

- Hardware/software co-design
- Tensilica® IP for machine learning


What is needed to Do Well in ML / AI (Fast and Smart)



Signoff Accuracy
Single-CPU Performance
Efficient Memory Mgmt
Cloud Ready



Massively Parallel
Multi-Thread
Fully Distributed
Cloud Ready



Natively Shared Engines
Smart Physically ECO
Common UI
PPA Closure


The Right Technology for Machine Learning

FAST Engines

Tempus™
Signoff STA




Quantus™
Signoff Extraction




Innovus™
Implementation




Joules™
RTL Power



Modus DFT
DFT and ATPG




Xcelium™
Logic Simulation



Voltus™
Signoff Power



Stratus™
HLS



Palladium®
Hardware Emulation



Protium™ S1
FPGA Prototyping




Genus™
RTL Synthesis



Pegasus™
DRC, LVS, DFM






JasperGold™
Formal Verification




Conformal Smart LEC

Next-generation fast and smart logic equivalency checking




Adaptive Proof




Massively Parallel

Project VirTUS: A Technology for True Signoff


- Fully integrated, production-proven signoff
 - Tempus™ static timing
 - Voltus™ IR drop
 - Common database and runtime model
- Smart IR-sensitive path prediction
 - Machine learning for complete coverage
 - Factory trained for signoff
- Timing/sensitivity-driven IR analysis
 - Multi-cycle, functional, vector-less
 - IR drop and timing event natively aligned



Digital Full-Flow Technology: Database and Common Engines



Machine Learning for Library Characterization




Challenges

- Many cells, many process corners
- Many new effects
- Millions of simulations for each new standard cell library

Machine learning improves throughput:

- Learn from previous process corners
- Smart interpolation by extracting critical measurements
- Critical corner identification

Machine Learning: Digital Implementation



Machine Learning Is Everywhere

A hand holding a smartphone with a glowing globe on the screen, set against a city skyline at night. The background is a dark, blue-toned cityscape with many lit-up buildings. The hand is in the lower-left foreground, holding the phone which displays a glowing blue and white globe. The overall scene is dimly lit, with the primary light source being the phone's screen and the city lights in the distance.

- Cadence invested in developing fast and accurate leading-edge engines
- Cadence technology is designed to utilize the immense compute power available today via large networks or the cloud
- Cadence full flow, based on common engines and machine learning algorithms, delivers the best PPA with the best TAT

Cadence in Brazil

- R&D office, working on different products and careers: software development, product experts, application engineers, dev ops
- Local group with focus on machine learning for verification
- Contact us
 - fpeixoto@cadence.com (Fabiano – Office Manager)
 - vinhas@cadence.com (Olga - HR)
 - iabrudi@cadence.com (Andréa – Academic Program/Machine Learning)

cā dence[®]

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.