J ournal of Integrated C ircuits and S ystems

Volume 5 • Number 1 • March 2010 • ISSN 1807-1953

An Integrated Switch in a HV-SOI Wafer Technology, with a Novel Selfprotection Mechanism Matias Miguez, Joel Gak, and Alfredo Arnaud

A Fast-Response Charge-Pump Gate Driver Applied to Linear Regulation André L. R. Mansano, Jader A. De Lima and Jacobus W. Swart

Voltage Controlled Delay Line with Phase Quadrature Outputs for [0.9-4]GHz Factorial Delay Locked Loop Dedicated to Zero-IF Multi-Standard Local Oscillator Cedric Majek, Pierre-Olivier L. de Peslouan, André Mariano, Hervé Lapuyade, Yann Deval and Jean-Baptiste Bégueret

A Compact Low-Distortion Low-Power Instrumentation Amplifier Jader A. de Lima

Tradeoff of FPGA Design of a Floating-point Library for Arithmetic Operators Daniel M. Muñoz, Diego F. Sanchez, Carlos H. Llanos, and Mauricio Ayala-Rincón

Packet-driven General Purpose Instruction Execution on Communication-based Architectures Sílvio R. Fernandes, Ivan S. Silva and Marcio Kreutz

Design Validation of Multithreaded Processors using Threads Evolution Danilo Ravotto, Ernesto Sanchez, Matteo Sonza Reorda, Giovanni Squillero

Motion Estimation Architecture Using Efficient Adder-Compressors for HDTV Video Coding Marcelo Porto, André Silva, Sergio Almeida, Eduardo da Costa, Sergio Bampi





www.sbc.org.br/jics www.sbmicro.org.br/jics



The **Journal of Integrated Circuits and Systems** (**JICS**) is a publication from SBMicro – Brazilian Microelectronics Society and SBC – Brazilian Computer Society whose are non-profit scientific societies aiming to foster the microelectronics and computer science teaching, research and development.

Editor-in-chief:

João Antonio Martino, University of Sao Paulo, Brazil

Co-Editor:

Marcelo Lubaszewski, Federal University of Rio Grande do Sul, Brazil

Associate Editors:

Process and Materials

Jacobus Swart, State University of Campinas, Brazil Magali Estrada, CINVESTAV, Mexico Olivier Bonnaud, University of Rennes, France

Devices and Characterization

Marcelo Antonio Pavanello, FEI University, Brazil
Cor Claeys, IMEC, Belgium

Design

Renato Ribas, UFRGS, Brazil Calvin Plett, Carleton University, Canada Rajesh Gupta, UCSD, USA

Test

Michel Renovell, LIRMM, France

Sponsored by:

Brazilian Computer Society
Av. Bento Gonçalves, 9500
Porto Alegre, Brazil
Caixa Postal 15012 – CEP 91501-970

Brazilian Microelectronics Society
Av. Prof. Luciano Gualberto, trav. 3 n. 158
CEP 05508-900, Sao Paulo, Brazil

Journal of Integrated Circuits and Systems

Volume 5 • Number 1 • March 2010 • ISSN 1807-1953

REVIEWERS

Antonio Ferrari

Antonio Lopez-Martin

Antonio Petraglia

Cesar Zeferino

Conrado Rossi

Costas Psychalinos

Eduardo Costa

Fernando Moraes

Gilson Wirth

Hamilton Klimach

Janaína Guimarães

Luciano Agostini

Luis Toledo

Marcelo Lubaszewski

Marcelo Pavanello

Mauricio Ayala-Rincón

Michel Renovell

Milutin Stanacevic

Norian Maranghello

Paul Sotiriadis

Raimundo Freire

Ricardo Jasinski

Tales Pimenta

Wilhelmus Van Noije

CONTENTS

Foreword5
An Integrated Switch in a HV-SOI Wafer Technology, with a Novel Selfprotection Mechanism Matias Miguez, Joel Gak, and Alfredo Arnaud
A Fast-Response Charge-Pump Gate Driver Applied to Linear Regulation André L. R. Mansano, Jader A. De Lima and Jacobus W. Swart16
Voltage Controlled Delay Line with Phase Quadrature Outputs for [0.9-4]GHz Factorial Delay Locked Loop Dedicated to Zero-IF Multi-Standard Local Oscillator Cedric Majek, Pierre-Olivier L. de Peslouan, André Mariano, Hervé Lapuyade, Yann Deval and Jean-Baptiste Bégueret
A Compact Low-Distortion Low-Power Instrumentation Amplifier Jader A. de Lima
Tradeoff of FPGA Design of a Floating-point Library for Arithmetic Operators Daniel M. Muñoz, Diego F. Sanchez, Carlos H. Llanos, and Mauricio Ayala-Rincón
Packet-driven General Purpose Instruction Execution on Communication-based Architectures Sílvio R. Fernandes, Ivan S. Silva and Marcio Kreutz
Design Validation of Multithreaded Processors using Threads Evolution Danilo Ravotto, Ernesto Sanchez, Matteo Sonza Reorda, Giovanni Squillero67
Motion Estimation Architecture Using Efficient Adder-Compressors for HDTV Video Coding Marcelo Porto, André Silva, Sergio Almeida, Eduardo da Costa, Sergio Bampi

FOREWORD

This issue of the Journal of Integrated Circuits and Systems (JICS) includes papers on analog design, design for yield, design for security and dynamically reconfigurable architectures. These papers have been selected from the presentations given at SBCCI2009 (22nd Symposium on Integrated Circuits and Systems Design), which has been held in Natal, Brazil in 2009. Among the contributions presented at SBCCI2009, only a few best rated by the reviewers were selected by the JICS Editorial Board and have been invited to submit an extended version. These papers have been submitted to usual reviewing process with the help of external experts. In this issue also spontaneous submissions have been considered.

We would like to thank the authors for their effort in preparing these high quality papers, as well as the reviewers for their help on paper selection, which guarantees the scientific level of this issue. We sincerely hope that JICS readers will enjoy these contributions.

João Antonio Martino

JICS Editor-in-chief

Marcelo Lubaszewski

JICS Co-Editor

JICS - Journal of Integrated Circuits and Systems

Professor João Antonio Martino, Editor

Laboratorio de Sistemas Integraveis, Escola Politécnica da Universidade de São Paulo Av. Prof. Luciano Gualberto, trav. 3 n. 158 - CEP 05508-900, São Paulo - SP - Brazil

Manuscript Preparation:

General:

Editors reserve the right to adjust style to certain standards of uniformity. Original manuscripts are discarded one month after publication unless the Publisher is asked to return original material after use. Please use Word or Word Perfect files for the text of your manuscript.

Structure:

We suggest following this order when typing manuscripts: Title, Authors, Affiliations, Abstract, Keywords, Main text, Acknowledgements, Appendix, References, Figure Captions and then Tables. Please supply figures imported into the text AND also separately as original graphics files. Collate acknowledgements in a separate section at the end of the article and do not include them on the title page, as a footnote to the title or otherwise.

Text Layout:

The manuscript must be typed using double spacing and wide A4 paper (3 cm) margins (Top, Bottom, Left, Right) with 12 pt Times New Roman font size up to 18 pages (maximum). Present tables and figure legends on separate pages at the end of the manuscript. All the manuscript pages must be numbered consecutively.

Abstract:

A self-contained abstract outlining in a single paragraph the aims, scope and conclusions of the paper must be supplied.

Keywords:

Immediately after the abstract, please provide a maximum of six keywords (avoid, for example, 'and', 'of'). Be sparing with abbreviations: only abbreviations firmly established in the field may be eligible.

Symbols:

As there is considerable variation in nomenclature and unit systems from country to country, authors are required to include a list of symbols, which they have used in their manuscripts, and of the units in which the corresponding qualities are measured. Another possibility is to define the symbols along the manuscript. SI units should be used where possible.

Units:

Follow internationally accepted rules and conventions: use the international system of units (SI). If other quantities are mentioned, give their equivalent in SI.

Maths

Number consecutively any equations that have to be displayed separately from the text (if referred to explicitly in the text).

References:

All publications cited in the text should be presented in a list of references following the text of the manuscript. Along the text, indicate references by number(s) in square brackets in line with the text.

The papers are submitted online following the link www.sbmicro.org.br/jics.

After acceptance, the author will be notified about the final paper format to be submitted for printing.