

IMPLEMENTATION OF MONTGOMERY MULTIPLICATION IN A COARSE-GRAINED RECONFIGURABLE ARCHITECTURE

Arnaldo Azevedo, Rodrigo Soares, Ivan Saraiva Silva
 Universidade Federal do Rio Grande do Norte
 Departamento de Informática e Matemática Aplicada
 [arnaldo, rodsoares]@lcc.ufrn.br, ivan@dimap.ufrn.br

ABSTRACT

The Montgomery Multiplication is largely used in cryptosystems, like RSA and ECC, which needs efficient implementations. This paper presents an implementation of the Montgomery Multiplication in a coarse-grained reconfigurable architecture, the X4CP32.

1. INTRODUCTION

Public-key cryptosystems, like RSA and Elliptic Curves Cryptography (ECC), make massive use of modular arithmetic, mainly multiplication and exponentiation. The Montgomery Modular Multiplication [1], is an efficient and flexible algorithm, that can be used to support fast cryptosystem implementations.

The Montgomery algorithm computes: $A \times B \times r^{-1} \pmod{M}$. The constraints of this algorithm are: A and B ought be smaller than M and r ought be relatively prime to M.

2. ALGORITHM USED

The Montgomery algorithm works for any base, so it is possible to take advantage of the 32 bits word of the X4CP32 architecture to have a better implementation. Equations 1 presents the word representation of 'A', 'B' and 'M'.

$$A = \sum_{i=0}^{k-1} a_i \times \beta^i; \quad B = \sum_{i=0}^{k-1} b_i \times \beta^i; \quad M = \sum_{i=0}^{k-1} m_i \times \beta^i$$

Equations 1 – A, B and M representation

Where: k = number of words, t = size in bits of the word and $\beta = 2^t$.

The word-level Montgomery Modular Multiplication algorithm is presented in Equations 2:

```

1  Int Montgomery(A,B,M, (-m0)-1){
2      int R = 0;
3      for(int l; l <= k; l++){
4          tmp = (r0 + al * b0) * (-m0)-1 mod β;
5          R = R + al * B + tmp * M;
6          R /= β; }
7  return R; }
```

Equations 2 – Algorithm

3. TARGET ARCHITECTURE

The X4CP32 [2, 3] is a coarse-grained reconfigurable architecture that consists of two hierachic levels of abstraction: RPU and Cell. Each one has its own mechanisms of progamability and configurability.

The Reconfigurable and Programming Unit (RPU) is the main entity in the X4CP32 architecture. The RPU is responsible for seeking instructions in the main memory and executing them. The Execution Mode defines the behavior of the RPU. There are two Execution Modes: the Programming Execution Mode and the Reconfigurable Execution Mode.

In Programming Execution Mode the RPU acts as a parallel processor. The top left Cell assumes the Processor Operation Mode. The other Cells assume the Dynamic ALU Operation Mode, to execute the instructions sent from the top left Cell. In the Reconfigurable Execution Mode the RPU configures each Cell inputs, operations, outputs and routings, this way building a systolic data path, just like the usual reconfigurable architectures.

4. IMPLEMENTATION

For exploiting the processor's word length, 't' is set to 16, since the product of two 16 bits number is a 32 bits number. 'A', 'B' and 'M' are represented as a 64 positions array each.

To compute the multiplication of a 1024 bits number (B and M) by others numbers (a_l and tmp), with 16 bits length, it is necessary to multiply each array (which represents the 1024 bits numbers) position by the 16 bits multiplicand, preserving the 16 lower bits and sum the 16 higher others (carry in) to the next position.

Those calculi don't overflow the word capacity. The maximum product of two 16 bits numbers is 0xFFFE0001, with the maximum carry of 0xFFFE and a maximum result of 0xFFFEFFFF.

When the procesing of a_l*B and tmp*M is finished, it's still necessary to perform the sum of three 1024 bits numbers (line 7 in Equations 2). The division of R by β (line 8) is done by shifting the array one position down, when saving it to the memory.

The gray boxes indicate that the RPU is in Programming Execution Mode. White boxes are RPU's in Reconfigurable Execution Mode. Each circle in the

