

In all development phase loops, each basic module layout was simulated using all the input combinations -exhaustive testing- to have assured operation. Figures 2 and 3 shows the basic blocks and the final design layout for the multiplier developed.




Figure 2. Basic blocks layout. (a) Booth Encoder; (b) Selector/Complementer; (c) Full Adder.



Figure 3. Final design layout

4. RESULTS

Area, timing, and power for the whole multiplier and for each of its basic modules are presented in this section. Table 1 summarizes the results obtained

Table 1. Results at Vdd =3.3V and 25°C nominal temperature

	N. Transistors	Area (um x um)	Delay (ns)
BE	26	53.4 x 19.8	0.74
SC	16	21.3 x 19.8	0.62
FA	22	44.3 x 23.5	0.42
16-bit multiplier	5990	628.3 x 423.3	12.34

The transistor count was obtained during the layout netlist extraction process, the area was measured in the layout and the delay was measured by simulation, using Cadence Spectre simulator and verifying the worst-case delay output. A topological analysis was performed to the final 16-bit multiplier to identify the longest path input-to-output and the delay in this path was reported. The power consumption of the multiplier, measured using random input vectors with 50MHz frequency, was 30.78 mW.

5. CONCLUSION

The regularity of the multiplier was explored in layout design implementation. The design approach employed during the implementation phase proved to be very effective for this design. The final results are very attractive when compared to similar implementations. A good area optimization was made, shrinking the blank areas within and around the basic modules of the multiplier.

6. REFERENCES

- [1] CLEIN, Dan. CMOS IC Layout: Concepts, Methodologies, and Tools, Boston, Newnes, 1999.
- [2] HWANG, Kai. Computer Arithmetic: Principles, Architecture and Design. New York, John Wiley & Sons, 1979.
- [3] COSTA, Eduardo. da; MONTEIRO J.; BAMPI, Sergio. Operadores Aritméticos de Baixo Consumo para Arquiteturas de Circuitos DSP. Porto Alegre : PGCC da UFRGS, 2002
- [4] RABAEY, Jan. Digital Integrated Circuits: A Design Perspective. New York, Prentice Hall, 1996.
- [5] WESTE, Neil; ESHRAGHIAN Kamran. Principles of CMOS VLSI Design. Massachusetts, Addison-Wesley, 1995.
- [6] Boehm, Barry W. Software risk management. Washington: IEEE Computer Society Press. C1989. 496p.