

CHARACTERIZATION OF A NMOS EMC TEST CHIP

Thiago M. Cristo¹, Rafael R. P. Soares¹, José A. Diniz², Jacobus W. Swart², José C. da Costa¹

¹ Universidade de Brasília – Faculdade de Tecnologia – Departamento de Engenharia Elétrica - Campus

Universitário Darcy Ribeiro – Caixa Postal 4386 – Brasília – DF – 70919-970 – Brasil

² Universidade de Campinas – Centro de Componentes Semi-Condutores - Cidade Universitária Zeferino Vaz Rue João Pandiá Calógeras, 90 - Caixa Postal 6061 - Campinas - SP - 13083-870 - Brasil

email: rafaelsoares@unb.br, camargo@ene.unb.br

ABSTRACT

The subject of this work is the test and measurement of an integrated circuit originally developed to evaluate Electromagnetic Compatibility. The chip was fabricated with nMOS technology at CCS-Unicamp.

1. INTRODUCTION

The work described in this paper is part of the development process of a large System-on-Chip (SoC), including microprocessors, memories, RF structures and others. The SoC design is part of the SCMN Millenium Institute Project. This project started in 2001 [1] as part of the practical activities of the Electronics undergraduate course at Universidade de Brasília. The design was completed and sent to fabrication in 2002. The integrated circuit was fabricated in 2003 and is under characterization now by another group of undergraduate students.

The purpose of the system was to study Electromagnetic Compatibility (EMC) and Electromagnetic Interference (EMI) phenomena inside an integrated circuit. The study is intended to identify the means to optimize EMC and minimize EMI inside the chip.

2. THE INTEGRATED CIRCUIT

The integrated circuit contains several functional blocks, digital and analog, built around two high-frequency oscillators that work as a noise source. In this way, it was expected to maximize the interference caused by the oscillators on the other circuit blocks. The electrical simulations of the circuit was done using a SPICE based circuit simulator while the layout was edited using the LASI tool. The technology is a 5 μm nMOS from CCS-Unicamp [2].

The final layout is shown in Figure 1. The functional blocks are numerated from 1 to 10 according to the list below. In order to drive the input impedance of an oscilloscope, buffer circuits are connected to the output of each block.




Figure 1 – Integrated circuit final layout with identified functional blocks

1. Operational Amplifier
2. XOR gate
3. 3-stage Shift Register
4. L = 7 μm Oscillator
5. L = 5 μm Oscillator
6. NAND, NOT and NOR gates
7. 1-bit Adder
8. Isolated Enhancement Transistor
9. Isolated Depletion Transistor
10. Isolated Buffer

3. THE MEASUREMENT PROCEDURE

The test of the integrated circuit shown in Figure 1 was initialized by the static characteristic of both isolated enhancement and isolated depletion transistors. Due to a variation on the fabrication process the transistors had an offset on their threshold voltage (V_t) value. To correct the V_t value a substrate voltage (V_{sub}) of 10 V was applied. The test equipments available are one function generator HP3310A, one oscilloscope HP54600A and two variable laboratory DC power supply. The oscilloscopes graphs are saved in the computer using the HP BenchLink Software.

The measurement setup that was used to plot a $I_{\text{ds}} \times V_{\text{ds}}$ characteristic can be viewed in Figure 2. The current I_{ds} is obtained by measuring the voltage drop across R_{e}




Figure 2 - The measurement configuration for a transistor

(oscilloscope's channel 2) and dividing it by R_e . The oscilloscope's channel 1 measures V_{ds} , assuming that the voltage drop across R_e is small compared to V_{ds} . Utilizing the plot XY function of the oscilloscope it is possible to plot the channel 1 in the X axis and channel 2 in the Y axis. To vary V_{ds} from 0 V to 5 V a function generator was used. The gate voltage (V_g) was manually changed from 0 V to 5 V in 1V steps. The resulting $I_{ds} \times V_{ds}$ characteristic for the enhancement transistor is shown in Figure 3.

The $I_{ds} \times V_{gs}$ was plotted connecting the function generator to the gate of the transistor and connecting the variable DC source to its drain. For this setup the oscilloscope's channel 1 should be connected to the gate terminal. The function generator was set to a ramp from -2 V to 3 V and the drain voltage was kept in 3 V. The resulting characteristic $I_{ds} \times V_{gs}$ for the enhancement transistor is shown in Figure 4. The results measured for both characteristic agree with the tests previously carried out at Unicamp.

4. CONCLUSIONS

The development of this Electromagnetic Compatibility project has an important impact on the undergraduate student formation on microelectronics at Universidade de Brasília. Up to this moment, basic static characteristics were obtained and a complete static and dynamic characteristic of the whole chip is expected in the near future.

5. ACKNOWLEDGMENTS

The authors would like to thank CAPES and CNPq for financial support.




Figure 3 - $I_{ds} \times V_{ds}$ characteristic of the enhancement transistor




Figure 4 - $I_{ds} \times V_{gs}$ characteristic of the enhancement transistor

6. REFERENCES

- [1] I. Kothe, J. E. Barbosa, R. Soares, P. Vogel, J. Camargo, in *Basic Circuit Structures for Electromagnetic Compatibility Evaluation inside an Integrated Circuit*, I Fórum de Estudantes da SBMicro, Pirenópolis, GO, 2001.
- [2] J. W. Swart, I. Doi, J. A. Diniz, *Oficina de Microfabricação: Projeto e Construção de CI's MOS*, Livro Texto do Curso de Extensão: Oficina de Microfabricação ministrado pelo CCS-Unicamp www.ccs.unicamp.br