

A CMOS Switched-Current Cyclic A/D Converter for Irrigation Control Application System on Chip

Fernando Menezes Leitão Tavares

*Universidade de Brasília, Departamento de Engenharia Elétrica, CP 4386, Brasília, DF 70904-970 Brasil
fernando_ene@yahoo.com.br*

Abstract

A CMOS VLSI System on Chip, designed for Irrigation Control Applications was developed. This paper describes the project of an 8 bit cyclic ADC that will be integrated in the chip to realize the sensor signal acquisition feature.

1. Introduction

Our University, together with seven other institutions, is developing a system to control irrigation on crops [1]. The system is composed by a base station, field stations and nodes [2]. The field stations gather information from the nodes through a wireless link, accurately identify areas of moisture deficiency and send instructions to the nodes, determining which ones should act on latch solenoid valves, in order to deliver the required amount of water to the plants. Each node is composed by a CMOS 0.35 μ m [3] SoC (System on Chip), a tensiometer with a solid state pressure sensor, an actuator which controls the water flow through a solenoid valve, a solar powered power supply, a RF antenna, and embedded software. The SoC consists of a RISC microprocessor, memories, a RF transceiver, digital interface and A/D interface.

This paper presents an overview of the new A/D interface that will be integrated to the SoC on its next prototype phase. Based on the systems requirements, an 8 bit 250 kilo sample per second small-area and low-power A/D converter was specified. This paper describes the core circuitry that was used to achieve this goal. The paper outlines as follows. Section 2 gives a small description of the converter architecture and section 3 shows the proposed ADC architecture. Finally, section 4 presents the simulation results and conclusion.

2. Switched-Current Cyclic ADC Design

A class of low-impedance analog circuits wherein current rather than voltage is the primary signal medium is receiving considerable attention as an alternative to conventional high-impedance analog circuitry [4]. Such switched-current circuits can operate with low power supply voltage because of small voltage swings associated with low-impedance nodes.

In order to achieve the necessary resolution within a small silicon area, a RSD cyclic or algorithmic conversion was chosen over the other possible architectures.

The conventional cyclic conversion algorithm consists of the multiplication by two of the signals to be converted, followed by a comparison of the result with a reference voltage (current). If the signal is larger than the reference, the most significant bit (MSB) of the output code is set to 1, and the reference is subtracted from the signal; otherwise, the MSB is set to 0, and no arithmetical operation is carried out. The remaining part of the signal, the so-called residue voltage (current), corresponding to the partial remainder of the division, undergoes the same operation for the next bit decision and the loop is run until the least significant bit (LSB) is obtained. For the modified RSD cyclic conversion algorithm, two conversion levels are used. If the input signal, twice of the residue voltage (current), is larger than the higher level, the output code bits is set to 10 and the reference is subtracted; if it is smaller than the lower level, the output code is set to 01 and the reference is added; otherwise, the output code is set to 00 and no arithmetical operation is carried out. Several ADC's with switched-capacitor and switched-current techniques adopt this algorithm. The modified RSD conversion algorithm provides a large tolerance for the comparator's inaccuracy, thus higher levels of noise, error effects, and even hysteresis are allowed [5].

