

Table 1. Area, Maximum operating frequency and Power per sample results

Architectural Alternative	Area [LCs]		Difference [%] Array vs. Booth	Max. Freq. [MHz]		Difference [%] Array vs. Booth	Power [mW]		Diff. [%] Array vs. Booth
	Booth	Array		Booth	Array		Booth	Array	
Fully-Seq.	964	1290	+25.2	18.6	19.6	+5.1	16.4	16.3	-0.6
Semi-Par	1355	212	+36.2	18.0	14	-3.4	9.4	8	-8.1

4. LOW POWER ARITHMETIC OPERATORS

For the operation of a radix-2^m multiplication, the operands are split into group of m bits. Each of these groups can be seen as representing a digit in a radix-2^m. The radix-2^m operation in 2's complement representation by using the methodology of [3] is illustrated in Figure 3.




Fig 3. Example of a 2's complement 8-bit wide radix-16 multiplication

The radix-4 Booth's algorithm [also called Modified Booth] has been presented in [4]. In this architecture it is possible to reduce the number of partial products by encoding the two's complement multiplier. In the circuit the control signals [0,+X,+2X,-X and -2X] are generated from the multiplier operand for each group of 3-b.

One of the major speed enhancement techniques used in modern digital circuits is the ability to add numbers with minimal carry propagation. In this work, we have used in the LMS Adaptive filter architectures, a more efficient multiplexer-based full adder [MBA][9] rather than the conventional Ripple Carry adder [RCA].

5. RESULTS

In this section, we present the results for the LMS Adaptive filter architectures presented in Section 2. Area, delay and power results were obtained in the Quartus-II environment. LMS filters were synthesized to Stratix device from Altera. Area, presented in terms of logic cells [LCs] maximum operating frequency and power per sample results are shown. For the power simulation we have applied a random pattern signal with 100 input vectors.

5.1. Area results

Table 1 presents area results for the LMS Adaptive filter architectures using the array [m=2] and Modified Booth operators. As can be observed in this table, there is significant area difference between the architectures with these operators. The Fully-Sequential and Semi-Parallel architectures which use the array multiplier operators present more area. This due to the fact that the basic multiplier modules in the array multipliers require more area than the Booth circuits.

5.2 Maximum operating frequency results

Although LMS Adaptive filter architecture with the array operators present higher area, these architectures permit a higher operating frequency than the architectures with Booth operators, as shown in Table 1. In the Semi-Parallel architecture case, a reduction occurs due to where the higher number of MBA adders and the multiplier circuit present in the critical path contributes for a lower delay value in the filter circuit.

5.3 Power per sample results

As can be observed in Table 1, with the use of the array multiplier power per sample savings are achievable in the Fully-Sequential and Semi-Parallel LMS Adaptive filter architectures. This occurs because multiplier circuits are the main responsible for the power consumption in the filter architectures and the array multiplier consumes less power due to the simplest structure and smaller critical path and delay values. This power reduction is mainly due to the lower logic depth of the array multiplier structure which has a big impact on the reduction of the amount of glitching in the filter circuits. As observed in Table 1, the Semi-Parallel architecture presents more power reduction due to the higher number of multipliers in the filter circuit.

6. CONCLUSIONS

In this work, different dedicated architectures for LMS Adaptive filter were implemented. Power optimization techniques were tested including architectural exploration. Low power arithmetic operators were experimented in the filter architectures, by using the array [m=2] and Modified Booth operators. Results showed that, despite higher area shown by the architectures with the array operators, these architectures can present higher frequency and less and power consumption.

7. REFERENCES

- [1] B. Widrow and S. D. Stearns. *Adaptive Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall.
- [2] S. Haykin. *Adaptive Filter Theory*. 4. ed. 2002. Englewood Cliffs, NJ: Prentice-Hall.
- [3] E. Costa, J. Monteiro, S. Bampi. "A New Architecture for Signed Radix-2^m Pure Array Multiplier". *ICCD02*, 2002.
- [4] M. Goel, N. Shanbhag. "Low Power Adaptive Filter Architectures via Strength Reduction". *ISLPED*, 1996.
- [5] S. C. Douglas, Zhu, Q., K. F. Smith. "A Pipelined LMS Adaptive FIR Filter Architecture without Adaptation Delay". *IEEE Transactions on Signal processing*, 46:15-19, 1998.
- [6] J. Park, et al. "Non-Adaptive and Adaptive Filter Implementation Based on Sharing Multiplication", *IEEE ICASSP*, June 2000.
- [7] I. Khater, A. Bellaouar and M. Elmasry. "Circuit Techniques for CMOS Low-Power High Performance Multipliers". *IEEE Journal of Solid-State Circuits*, 31:1535-1546, 1996.
- [8] G. Stemmer, et al. "Implementações de Filtros Adaptativos para Cancelamento de Eco", *VI Iberchip*, p.551-559, 2000.
- [9] A. Al-Sheraidah, et al. "A Novel Low Power Multiplexer-Based Full Adder", *ECCTD'01*, 2001.