

MEASUREMENT RESULTS OF THE UFRN DIDACTIC CHIP

F. M. de Brito Júnior and F. Rangel de Sousa

μEEs/DEE/CT-Federal University of Rio Grande do Norte,

Campus Univesitario, Lagoa Nova, 59072970, Natal-RN, Brazil

Phone:+55-84-32153910, Email: marcelino@ieee.org, rangel@ieee.org

ABSTRACT

This paper presents the development and the test of an integrated circuit (IC) to be used by undergraduate students of electrical engineering at Universidade Federal do Rio Grande do Norte in introductory microelectronics courses. The IC is composed by field effect transistors, a source follower, a bump-antibump circuit, a differential amplifier, a follower integrator and differentiator and a wide range amplifier. The circuit was designed using $0.5\mu\text{m}$ AMI technology CMOS process and it was fabricated by MOSIS.

1. INTRODUCTION

Analog circuits are used in several applications and learning about designing these circuits becomes a very important issue. Students of introductory courses on microelectronics need something more than the theory, allowing them to be in contact with the practice and to gain interest in microelectronics. So, it is very important to have an appropriate set of experiments.

Methods of synthesizing analog and digital circuits are different. In a digital design course, students can depart from the abstract idea of a problem through its validation in hardware in few steps. For instance, high-level model can be described in a Hardware Description Language (HDL) and then synthesized for a reconfigurable device such as a Field-Programmable Gate Array (FPGA) [1]. However for courses involving analog integrated circuits, students usually have a flow of project that can be seen on three levels: behavioral, structural and layout. After following this flow, performing experiments in laboratory, always related as being the most exciting part, is only possible with a long wait and expensive prototype silicon [2].

Because of the difficulty of obtaining integrated circuits, this paper proposes a chip for examining parameters and characteristics of analog circuits by undergraduate students, which is similar to the

experiments proposed by the Institute of Neuroinformatics (INI) located at Swiss Federal Institute of Technology (ETH-Zurich) [3]. For example, students can plot characteristic curves of MOSFETs, compare NMOS x PMOS, known characteristic of amplifiers such as input and output impedance, V_{out} x V_{in} relationship and learn about current mirror and differential pair circuits. This will contribute to the learning capabilities of students.

In this paper, we present the measurement results of the design IC at previous work, [4]. This work was developed by an undergraduate student of the third year of electrical engineering.

2. ANALOG CIRCUITS

In this section, the circuits that constitute the didactic chip will be described and shown in the schematic diagram.

2.1 Field Effect Transistors

The metal-oxide semiconductor field-effect transistors (MOSFET) are the major devices used in the field of microelectronics [5].

In the didactic chip, ten MOSFET transistors can be found: five NMOS and five PMOS.




Figure 1: MOSFETs symbol

The PMOS and NMOS transistors have the same width ($W = 32\mu\text{m}$) and their lengths are different ($32\mu\text{m}$, $16\mu\text{m}$, $8\mu\text{m}$, $4\mu\text{m}$, $2\mu\text{m}$).

2.2 Source Follower

The source follower presents a voltage gain smaller than unity. It has a high input impedance and a low output impedance [5]. The sizes of transistors M1 and M2 (fig. 2) are $W = 12\mu\text{m}$ and $L = 10\mu\text{m}$.




Figure 2: Schematic diagram of the source follower

2.3 Bump-Antibump circuit

The bump-antibump circuit gives three current outputs that are correlated with two input voltages. Output I_{out} is the bump output and when I_{out1} and I_{out2} are combined, they form the antibump output. When the input voltages are equal $\Delta V = V_1 - V_2 = 0$, I_{out} is large and $I_{out1} + I_{out2}$ is small. If ΔV is large, $I_{out1} + I_{out2}$ is large and I_{out} is small [6]. The dimensions of transistors shown in fig. 3 are: $W/L = 12 \mu\text{m} / 10 \mu\text{m}$ for M1, $W/L = 12 \mu\text{m} / 4 \mu\text{m}$ for M2 and M3, $W/L = 6 \mu\text{m} / 10 \mu\text{m}$ for M4 and M5.




Figure 3: Schematic diagram of the bump-antibump

2.4 Differential Amplifier

In the differential amplifier, the output current depends on the difference between the two input voltages V_p and V_n . It is built with a source-coupled pair and a current mirror. The sizes of transistors in fig. 4 are: $W/L = 6 \mu\text{m} / 6 \mu\text{m}$.




Figure 4: Schematic diagram of the differential amplifier

2.5 Follower Integrator and Differentiator

Integration and differentiation operations are of great importance for engineering. The follower is constructed out of the differential amplifier, described above, a decoupling capacitor in the minus input V_n and negative feedback configuration fig.5 [6]. The follower is implemented with: a capacitor of $C = 14 \text{ pF}$ and five transistors with dimensions are $W = L = 6 \mu\text{m}$.




Figure 5: Schematic diagram of the follower integrator and differentiator

2.6 Wide Range Amplifier

If an application requires a wide output range, a simple differential amplifier cannot be used because of its finite minimum output voltage. A solution for this problem is using a wide range differential amplifier. The open-loop gain or large output currents depend on the size W/L of output stage transistors [6]. In the fig. 6, all transistors have the same $W = 6 \mu\text{m}$ and $L = 6 \mu\text{m}$ with the exception of M8 and M9 with $L = 51 \mu\text{m}$.




Figure 6: schematic diagram of the wide range amplifier

3. SIMULATION AND MEASUREMENT

The circuits were described with SPICE. Simulations and layout design were performed with Mentor Graphics® tools .

The layout was drawn using design rules of the $0.5\mu\text{m}$ AMI-C5 technology. This n-well CMOS process has 3 metal layers and 2 poly layers. The chip was fabricated by MOSIS. The figure 7 shows a photograph of the chip.






Figure 7: Photo of didactic chip.

The circuits on IC were tested and the results were compared with the simulations. The first tests are for the MOSFETs. The tests shows figure 8.




(a) NMOS




(b) PMOS

Figure 8: Tests for measuring current of MOSFETs.

The gate voltage was varied and the current for fixed drain voltage was measured. The results are shown in figure 9.



(a) NMOS



(b) PMOS

Figure 9: Simulated and Measured results of the MOSFETs Id vs Vg characteristic for different L values.




Figure 10: Test to measure the Iout current of the Bump circuit.

The next test refers to the bump circuit. One input voltage was fixed and the other varied them it was measured current I_{out} , the schematic is shown in Figure 10. The same test configuration was used to extract the values for currents I_1 and I_2 . The measurement results are shown in figure 12.




Figure 12: Compare results current of the Bump circuit.

4. CONCLUSION

This paper shows some tests and measurements related to the circuits on the didactic chip. The measured and simulated results are compared in order to validate the design. The chip consists of analog circuits for electrical engineering undergraduate students can perform experiments in the laboratory.

The measured results are very closed to simulated values.

5. ACKNOWLEDGEMENTS

We would like to acknowledge CNPq, FUNPEC and Propesq for supporting this work.

6. REFERENCES

- [1] Yu-Tsang Chang, Yu-Te Chou, Wei-Chang Tsai, Jainn-Jenn Wang, Chen-Yi Lee, "FPGA Education and Research Activities in Taiwan", Conference on Field-Programmable Tecnology, pp. 445-448, 2002.
- [2] Andrei Vladimirescu, Radu Zlatanovici, Paul Jespers, "Analog circuit synthesis using standard EDA tools", IEEE International Symposium on Circuits and Systems, ISCAS 2006.
- [3] Carver Mead, Mass Sivilotti, John Lazzaro, Mary Anne Maher, Misha Mahowald, Steve Deweerth, Chris Diorio, Paul Hasler, Shih-Chii Liu, Jorg Kramer, Tobi Delbruck, Giacomo Indiveri, and Elissabetta Chicca, "classchip2005rev1manual," .pdf]. Available: <http://avlsi.ini.uzh.ch/classwiki/doku.php?id=classchips>. [Accessed: June 27, 2008].
- [4] Francisco Marcelino de Brito Júnior and Fernando Rangel de Sousa, "A Didactic Chip for Use in Introductory Microelectronics Courses", 8th Microelectronic Students Forum, SFORUM 2008.
- [5] Behzad Razavi, Fundamentals of Microelectronics, John Wiley & Sons, 2006.
- [6] Shih-Chii Liu, Jörg Kramer, Giacomo Indiveri, Tobias Delbrück and Rodney Douglas, Analog VLSI: Circuits and Principles, MIT Press, 2001.