

Design of a CMOS 921.5 MHz Power Amplifier

EDUARDO F. MARTINS and JOSE C. DA COSTA
Universidade de Brasilia

This paper presents the design of a power amplifier (PA) for FSK-modulated signals, whose central frequency is 921.5 MHz, made with CMOS 0.35 μm technology. This PA was designed to be part of a system-on-chip (SoC) which will be used in wireless sensor networks.

In the end, three different topologies were proposed: one of which is fully integrated, the second of which has an off-chip output network, and a third one that features external RF chokes in addition to the off-chip output network. These three topologies present trade-offs between performance and integration.

Categories and Subject Descriptors: []: —; []: —

General Terms:

Additional Key Words and Phrases: Power Amplifier, CMOS, RF

ACM Reference Format:

Eduardo F. Martins and Jose C. da Costa. 2009. Design of a CMOS 921,5 MHz Power Amplifier. *xx xx*, x, Article xx (mm yyyy), xx pages.
DOI : <http://dx.doi.org/>

1. INTRODUCTION

This paper presents the design of a power amplifier (PA) which will in turn be part of a system-on-chip (SoC). This particular SoC will be used in wireless sensor networks (WSN) applications, and contains a RF transceiver (which contains the PA), a RISC microprocessor, memory, and digital and A/D interfaces [Costa et al. 2005]. The system design followed a top-down procedure. The presented PA is the final component of the RF transmitter, responsible for providing the necessary power gain to the transmitted signal.

2. SPECIFICATIONS

The proposed power amplifier was supposed to match the following specifications:

—0.35 μm CMOS AMS technology;

Universidade de Brasilia, depto. de Engenharia Eletrica
Campus Darcy Ribeiro, Brasilia, DF, 70910-900, Brazil
Eduardo Freire Martins, eduardofmartins@yahoo.com.br
Jose Camargo da Costa, camargo@ene.unb.br

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax +1 (212) 869-0481, or permissions@acm.org.

© ACM 0730-0301/13-ART \$15.00

DOI : <http://dx.doi.org/>

- Controllable output power, ranging from 1 to 10 dBm;
- Gain between 15 and 20 dB;
- Power Added Efficiency (PAE) of at least 50%;
- Power consumption smaller than 40 mW;
- The band occupied by the transmitted signal must lie between 915 and 927,5 MHz;
- The transmitted signal shall be a binary FSK-modulated signal, whose symbols are represented by the frequencies 921 and 922 MHz.

The frequency band of the transmitted signal must lie in the ISM band, between 915 and 927,5 MHz. The chosen symbols for the FSK-modulated signal lie near the center of the desired band.

3. PROJECT METHODOLOGY

The adopted methodology to design the PA is composed of three major steps:

- Define specifications
- Choose and simulate a topology
- Design and verify the chip layout

In the first phase, the desired specifications are chosen. The chosen specifications for this project were already presented in section 2.

During the second phase, a PA topology is designed and then simulated. There are quite a few known power amplifier topologies, and the choice among them is based on the defined specifications. Once a topology is chosen, it is then simulated so that it can be known whether such topology performs well or not. If the performance is considered inadequate, then the topology should be reviewed until its simulation results are acceptable. In order to evaluate a given topology performance, the following quantities are calculated: output signal power (P_{out}), defined as the power of the transmitted signal; input signal power (P_{in}), defined as the power of the signal which activates the PA; gain, defined as the ratio between output and input signal power; Power-Added efficiency (PAE); and consumed power (P_{cons}), defined as the power consumed by the entire chip.

Finally, once the topology is approved, we move on to the third phase. During that phase, the physical layout of the chip is designed, verified, and optimized.

4. POWER AMPLIFIER TOPOLOGY

Power amplifier topologies may be divided in two major groups: linear and non-linear topologies. Linear topologies, as the name implies, are topologies whose output signal varies linearly with the input signal. Such topologies are useful when the modulation scheme used demands high linearity. The output signal of non-linear topologies does not vary linearly with the input signal, which may be a serious problem depending on the modulation scheme used. However, non-linear topologies are more efficient than linear ones, and they also preserve the frequency of the input signal. Given that the proposed PA uses FSK modulation, non-linear topologies were




Fig. 1. Chosen topology for the proposed class F Power Amplifier

considered the better choice, since high linearity is not necessary here. For detailed information on PA topologies, the reader is directed to the books by Lee [Lee 1998] and Kazimierczuk [Kazimierczuk 2008].

At first, numerous class E non-linear PA topologies were considered. However, simulation results for those topologies were not as good as the ones for the class F topology shown on figure 1, hence why this topology was chosen. It is a simple 3rd harmonic class F topology, whose simulation results will be shown in section 5. The V_{dd} voltage source shown on figure 1 is a variable DC voltage source, which will be used to control the output power of the PA. The W/L ratio of the transistor in figure 1 is $1000 \mu\text{m}/0.35 \mu\text{m}$.

In order to generate the PA's input signal, a VCO was used. This VCO had already been designed [Neves 2010] before work on the PA had begun, and as such, it was treated here as a simple 'black box'. The VCO inputs are two DC voltage signals, named V_{ctrl} and SV_{dd} , which control the frequency of the AC output signal. Since the VCO could not drive the PA's transistor directly, two buffers were used. The schematic for these buffers is shown on figure 2. The RF choke present on figure 2 is a 18 nH inductor (for both buffers), while the W/L ratio of the buffers' transistors is $15 \mu\text{m}/0.35 \mu\text{m}$ for the first buffer, and $400 \mu\text{m}/0.35 \mu\text{m}$ for the second buffer.

Figure 3 shows a diagram of all elements present on the proposed system, and table I shows the formulas used to calculate the quantities presented in section 3. Output power was defined as the product of the RMS values of the output voltage and current. Likewise, input power was defined as the product of the RMS values of the input voltage and current. Gain was defined as the difference between output and input power (in dBm). PAE was calculated as the ratio between the difference between output and input power (in watts) and the power supplied by the DC voltage sources feeding the PA and the buffers. The DC power supplied to the VCO was not taken into account, since the VCO is there to generate the signal which will be amplified, and not to amplify it. Finally, the consumed power is defined as the sum of the power supplied by all DC voltage sources, including the power supplied to the VCO, since the consumed power is a measure of all the power consumed by the chip.

5. RESULTS

By the end of the project, we realized that, if we wanted the PA to fully comply with the defined specifications, it would be necessary to abandon the idea of a fully integrated PA and use off-chip components. However, as was stated before, the PA is designed to be used in a SoC, which will be part of a wireless sensor network. As such, the function of each SoC varies. Depending on the desired function for the SoC, a fully integrated PA may still be viable, even




Fig. 2. Buffer schematic

Table I. Simulation parameters

| Measurement | Equation |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P_{out} | $V_{out}^{RMS} \times I_{out}^{RMS}$ |
| P_{in} | $V_{in}^{RMS} \times I_{in}^{RMS}$ |
| Gain | $P_{out}^{dBm} - P_{in}^{dBm}$ |
| PAE | $\frac{P_{out} - P_{in}}{P_{DC}}$, where $P_{DC} = \sum_{i=1}^M V_i^{RMS} \times I_i^{RMS}$, M being the number of DC sources feeding the PA and buffers |
| P_{cons} | $\sum_{i=1}^N V_i^{RMS} \times I_i^{RMS}$, N being the number of DC sources feeding the entire chip |

if it does not comply with all the defined specifications. In other words, this situation presents a trade-off between performance and system integration.

Three PA topologies are therefore proposed. They are all in accordance with the schematic shown on figure 1: the difference lies in whether they are fully integrated or not. The first topology is a fully integrated PA, and follows the diagram shown on figure 3. The second topology replaces the integrated LC tanks with external ones, in accordance with figure 4. The third topology uses external RF chokes in addition to the external LC tanks. In this topology, both the PA and the buffers use external chokes, as shown on figure 5.

The simulation results for the three topologies are shown on table II. As expected, there is a trade-off between system integration and performance, since the more integrated topologies present worse output power and efficiency, and consume more power than the less integrated ones.




Fig. 3. Fully integrated chip diagram




Fig. 4. Chip with external LC tanks

Table II. Simulation results

| | First topology | Second Topology | Third Topology |
|------------|----------------|-----------------|----------------|
| V_{dd} | 1,2 V | 1,0 V | 1,0 V |
| V_{ctrl} | 1,2 V | 1,2 V | 1,2 V |
| SV_{dd} | 2,4 V | 2,2 V | 2,2 V |
| P_{out} | 5,963 dBm | 7,21 dBm | 10,34 dBm |
| P_{in} | -6,287 dBm | -6,27 dBm | -6,46 dBm |
| $Gain$ | 12,25 dB | 13,47 dB | 16,80 dB |
| PAE | 14,19 % | 27,68 % | 50,19 % |
| P_{cons} | 32,35 mW | 24,34 mW | 25,84 mW |

The results shown on table II do not take into account post-layout simulations. That is because, due to time constraints, only the layout for the third topology was designed. This topology was chosen first because of its higher performance, and the simulation results for the post-layout simulation for that topology are shown on table III, which shows the results for different values of V_{dd} . The designed layout is shown on figure 6.

6. CONCLUSION

Three different PA topologies were shown, with varying levels of system integration. These topologies present a trade-off between integration and performance, a relation which must be taken into account by the system designer. Functions which do not demand high performance may benefit from a more integrated approach, while more demanding functions mandate the use of external components.

ACKNOWLEDGMENTS

The authors are grateful to INCT-NAMITEC for support.




Fig. 6. Designed layout for the third topology




Fig. 5. Chip with external LC tanks and RF chokes

Table III. Third topology post-layout simulation results

| $V_{ctrl} = 1,06V$ and $SV_{dd} = 2,5V$ | | | | | | |
|-----------------------------------------|----------------|---------------|-----------|---------|----------------|----------------|
| $V_{dd}(V)$ | $P_{out}(dBm)$ | $P_{in}(dBm)$ | Gain (dB) | PAE (%) | $P_{cons}(mW)$ | $f_{out}(MHz)$ |
| 0,2 | -3,92 | -5,04 | 1,12 | 2,03 | 11,66 | 923,72 |
| 0,3 | -0,69 | -5,04 | 4,36 | 9,50 | 12,79 | 923,64 |
| 0,4 | 1,62 | -5,05 | 6,66 | 15,84 | 14,28 | 923,55 |
| 0,5 | 3,40 | -5,05 | 8,47 | 20,78 | 16,11 | 923,45 |
| 0,6 | 4,84 | -5,05 | 9,89 | 24,53 | 18,25 | 923,34 |
| 0,7 | 6,05 | -5,05 | 11,11 | 27,34 | 20,69 | 923,22 |
| 0,8 | 7,09 | -5,05 | 12,14 | 29,47 | 23,39 | 923,13 |
| 0,9 | 8,00 | -5,06 | 13,05 | 31,10 | 26,33 | 923,02 |
| 1,0 | 8,80 | -5,06 | 13,85 | 32,36 | 29,51 | 922,95 |
| 1,1 | 9,50 | -5,06 | 14,56 | 33,34 | 32,91 | 922,87 |
| 1,2 | 10,15 | -5,06 | 15,21 | 34,09 | 36,51 | 922,80 |
| 1,3 | 10,73 | -5,06 | 15,79 | 34,67 | 40,30 | 922,73 |
| 1,4 | 11,26 | -5,07 | 16,33 | 35,11 | 44,26 | 922,66 |
| 1,5 | 11,74 | -5,07 | 16,81 | 35,43 | 48,38 | 922,61 |

REFERENCES

- Marian K. Kazimierczuk, *RF Power Amplifiers*, Wiley, 2008
- Thomas H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, Cambridge University Press, 1998
- Leonardo C. Neves, *Projeto de um Sintetizador de Frequência em 920 MHz para um Receptor CMOS embarcado em um Soc*, Universidade de Brasília, Graduation Thesis, 2010
- Murata online catalog, <http://ds.murata.co.jp/software/simsurfing/en-us/>
- Behzad Razavi, *RF Microelectronics*, Prentice Hall, 1998
- Robert E. Zulinsky e John W. Steadman, *Class E Power Amplifiers and Frequency Multipliers with Finite DC-Feed Inductance*, IEEE Transactions on Circuits and Systems, volume 34, no. 9, pages 1074 to 1087, 1987
- Abelardo Podcameni, *A Complete Family of Simple Bandpass LC Matching Circuits*, Revista de Ciência e Tecnologia, no. 13, pages 119 to 130, 1999
- Chien-Chih Ho et al, *A Fully Integrated Class-E CMOS Amplifier with a Class-F Driver Stage*, Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, pages 211 to 214, 2003
- Mona M. Hella e Mohammed Ismail, *RF CMOS Power Amplifiers: Theory, Design, and Implementation*, Kluwer Academic Publishers, 2002
- Pedro Aurelio Nunes Cardoso, *Back-End Digital para Transceptor RF Embarcado em SoC a Ser Utilizado em Aplicaes de Redes de Sensores sem Fio*, Universidade de Brasília, Graduation Thesis, 2011
- Christopher Saint e Judy Saint, *IC Mask Design Essential Layout Techniques*, McGraw-Hill, 2002
- Leandro Santana Assuncao, *Amplificador de Potência com Controle Digital em Tecnologia CMOS para Aplicação em Telemetria*, Universidade de Brasília, Master Thesis, 2004
- Joshua Peters, *Design of High Quality Factor Spiral Inductors in RF MCM-D*, Massachusetts Institute of Technology, Master Thesis, 2004
- Yonghoon Song et al, *A 29 dBm CMOS class E Power Amplifier with 63 % PAE Using Negative Capacitance*, Custom Integrated Circuits Conference IEEE, pages 399 a 402, 2009
- J.C. da Costa et al, *CMOS SoC for Irrigation Control*, SoC Conference IEEE International, pages 51 to 54, 2005
- Marian K. Kazimierczuk e Krzysztof Puczek, *Exact Analysis of Class E Tuned Power Amplifier at any Q and Switch Duty Cycle*, IEEE Transactions on Circuits and Systems, volume 34, no. 2, pages 149 to 159, 1987
- David K. Choi e Stephen I. Long, *A Physically Based Analytic Model of FET Class-E Power Amplifiers - Designing for Maximum PAE*, IEEE Transactions on Microwave Theory and Techniques, volume 47, no. 9, pages 1712 to 1720, 1999
- Ville Saari et al, *Integrated 2.4 GHz Class-E CMOS Power Amplifier*, Radio Frequency Integrated Circuits (RFIC) Symposium IEEE, pages 645 to 648, 2005
- C. Patrick Yue et al, *A Physical Model for Planar Spiral Inductors on Silicon*, International Electronic Devices Meeting (IEDM), pages 155 to 158, 1996